NDLI: Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Hyung-Ock Kim Bong Hyun Lee Jong-Tae Kim Jung Yun Choi Kyu-Myung Choi Youngsoo Shin
Copyright Year	1993
Abstract	Power-gating has been widely used to reduce subthreshold leakage current. However, the extent of leakage saving through power-gating diminishes with technology scaling due to gate leakage of data-retention circuit elements. Furthermore, power-gating involves substantial increase of area and wirelength. A circuit technique called supply switching with ground collapse (SSGC) has recently been proposed to overcome the limitation of power-gating. The circuit technique is successfully applied to the register file of ARM9 microprocessor in a 1.2 V, 65-nm CMOS process, and the measured result is reported for the first time. The leakage current is reduced by a factor of 960 on average of 83 dies at 25°C , and by a factor of 150 at 85°C. Compared to a register file implemented in conventional power-gating, leakage current is cut by a factor of 2.2, demonstrating that SSGC can be a substitute for power-gating in nanometer CMOS.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	505
Ending Page	509
Page Count	5
File Size	947514
File Format	PDF
ISSN	10638210
Volume Number	18
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Leakage current Flip-flops Gate leakage CMOS technology Switching circuits Registers Subthreshold current Microprocessors CMOS process Time measurement standard cell Leakage low-power power gating register file
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements

Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms

A 4R/2W Register File Design for UDVS Microprocessors in 65-nm CMOS

TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors

PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies

${ssr HLS}hbox{-}{ssr pg}$: High-Level Synthesis of Power-Gated Circuits

Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead

Standby power reduction using dynamic voltage scaling and canary flip-flop structures

Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS

Similar Documents

Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements

Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms

A 4R/2W Register File Design for UDVS Microprocessors in 65-nm CMOS

TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors

PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies

${ssr HLS}hbox{-}{ssr pg}$: High-Level Synthesis of Power-Gated Circuits

Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead

Standby power reduction using dynamic voltage scaling and canary flip-flop structures

Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS