NDLI: Combinatorial Algorithms for Fast Clock Mesh Optimization

Content Provider	IEEE Xplore Digital Library
Author	Venkataraman, G. Zhuo Feng Jiang Hu Peng Li
Copyright Year	1993
Abstract	Clock mesh has been widely used to distribute the clock signal across the chip. Clock mesh is driven by a top-level tree and a set of mesh buffers. We present fast and efficient combinatorial algorithms to simultaneously identify the candidate locations as well as sizes of the buffers driving the clock mesh. We show that such a sizing offers a better solution than inserting buffers of uniform size across the mesh. Due to the high redundancy, a mesh architecture offers high tolerance toward variations in clock skew. However, such a redundancy comes at the expense of mesh wire length and power dissipation. Based on survivable network theory, we formulate the problem to reduce the clock mesh by retaining only those edges that are critical to maintain redundancy. Such a formulation offers designer the option to tradeoff between power and tolerance to process variations. We present efficient postprocessing techniques to reduce the size of the mesh buffers after mesh reduction. Experimental results indicate that our techniques can result in power savings up to 28% with less than 3.3% delay penalty. We also present driver models that can help in simulating the clock mesh. Such models achieve near-HSPICE accuracy with significant speedup in run time.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	131
Ending Page	141
Page Count	11
File Size	866883
File Format	PDF
ISSN	10638210
Volume Number	18
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Redundancy Wire Delay Power dissipation Circuit simulation Registers Signal design Driver circuits Uncertainty variation clock distribution low power
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Combinatorial Algorithms for Fast Clock Mesh Optimization

Combinatorial Algorithms for Fast Clock Mesh Optimization

Combinatorial algorithms for fast clock mesh optimization

A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting

Low-Power High-Speed 180-nm CMOS Clock Drivers

A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling

Precomputation-based sequential logic optimization for low power

An efficient heuristic algorithm for fast clock mesh realization

Integrated Power and Clock Distribution Network

Combinatorial Algorithms for Fast Clock Mesh Optimization

Similar Documents

Combinatorial Algorithms for Fast Clock Mesh Optimization

Combinatorial Algorithms for Fast Clock Mesh Optimization

Combinatorial algorithms for fast clock mesh optimization

A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting

Low-Power High-Speed 180-nm CMOS Clock Drivers

A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling

Precomputation-based sequential logic optimization for low power

An efficient heuristic algorithm for fast clock mesh realization

Integrated Power and Clock Distribution Network

Combinatorial Algorithms for Fast Clock Mesh Optimization