NDLI: MIMO Transceivers With Decision Feedback and Bit Loading: Theory and Optimization

Content Provider	IEEE Xplore Digital Library
Author	Ching-Chih Weng Chun-Yang Chen Vaidyanathan, P.P.
Copyright Year	1991
Abstract	This paper considers MIMO transceivers with linear precoders and decision feedback equalizers (DFEs), with bit allocation at the transmitter. Zero-forcing (ZF) is assumed. Considered first is the minimization of transmitted power, for a given total bit rate and a specified set of error probabilities for the symbol streams. The precoder and DFE matrices are optimized jointly with bit allocation. It is shown that the generalized triangular decomposition (GTD) introduced by Jiang, Li, and Hager offers an optimal family of solutions. The optimal linear transceiver (which has a linear equalizer rather than a DFE) with optimal bit allocation is a member of this family. This shows formally that, under optimal bit allocation, linear and DFE transceivers achieve the same minimum power. The DFE transceiver using the geometric mean decomposition (GMD) is another member of this optimal family, and is such that optimal bit allocation yields identical bits for all symbol streams-no bit allocation is necessary-when the specified error probabilities are identical for all streams. The QR-based system used in VBLAST is yet another member of the optimal family and is particularly well-suited when limited feedback is allowed from receiver to transmitter. Two other optimization problems are then considered: (a) minimization of power for specified set of bit rates and error probabilities (the QoS problem), and (b) maximization of bit rate for fixed set of error probabilities and power. It is shown in both cases that the GTD yields an optimal family of solutions.
Sponsorship	IEEE Signal Processing Society
Starting Page	1334
Ending Page	1346
Page Count	13
File Size	1115139
File Format	PDF
ISSN	1053587X
Volume Number	58
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MIMO Transceivers Bit rate Decision feedback equalizers Transmitters Error probability Matrix decomposition Design optimization Quadrature amplitude modulation Scholarships MIMO transceivers BER optimization bit allocation decision feed-back equalizers generalized triangular decomposition limited feedback
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MIMO Transceiver Optimization With Linear Constraints on Transmitted Signal Covariance Components

Block Diagonal GMD for Zero-Padded MIMO Frequency Selective Channels

Optimization of transceivers with bit allocation to maximize bit rate for MIMO transmission

Zero-Forcing DFE Transceiver Design Over Slowly Time-Varying MIMO Channels Using ST-GTD

MIMO Broadcast DFE Transceivers With QoS Constraints: Min-Power and Max-Rate Solutions

Predictive Coding of Bit Loading for Time-Correlated MIMO Channels With a Decision Feedback Receiver

Constrained Partial Response Receivers for High-Speed Links

A framework for designing mimo systems with decision feedback equalization or tomlinson-harashima precoding

MMSE DFE Transceiver Design Over Slowly Time-Varying MIMO Channels Using ST-GTD

MIMO Transceivers With Decision Feedback and Bit Loading: Theory and Optimization

Similar Documents

MIMO Transceiver Optimization With Linear Constraints on Transmitted Signal Covariance Components

Block Diagonal GMD for Zero-Padded MIMO Frequency Selective Channels

Optimization of transceivers with bit allocation to maximize bit rate for MIMO transmission

Zero-Forcing DFE Transceiver Design Over Slowly Time-Varying MIMO Channels Using ST-GTD

MIMO Broadcast DFE Transceivers With QoS Constraints: Min-Power and Max-Rate Solutions

Predictive Coding of Bit Loading for Time-Correlated MIMO Channels With a Decision Feedback Receiver

Constrained Partial Response Receivers for High-Speed Links

A framework for designing mimo systems with decision feedback equalization or tomlinson-harashima precoding

MMSE DFE Transceiver Design Over Slowly Time-Varying MIMO Channels Using ST-GTD

MIMO Transceivers With Decision Feedback and Bit Loading: Theory and Optimization