NDLI: Improvements in Network Parameter Error Identification via Synchronized Phasors

Content Provider	IEEE Xplore Digital Library
Author	Jun Zhu Abur, A.
Copyright Year	1969
Abstract	This paper is concerned about the identification of network parameter errors, which are known to bias the state estimation solution. Previously proposed parameter error identification techniques implicitly assume the availability of a set of conventional measurements. In this paper, it is first shown that identification of certain parameter errors based on such conventional measurements, no matter how redundant they are, may not always be possible. The paper then describes the need for phasor measurements to overcome this limitation and presents an identification method that requires the use of such measurements. Examples are also included to describe the application of the proposed method to a number of typical topologies and measurement configurations.
Sponsorship	IEEE Power Engineering Society
Starting Page	44
Ending Page	50
Page Count	7
File Size	440491
File Format	PDF
ISSN	08858950
Volume Number	25
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	State estimation Network topology Measurement errors Phasor measurement units Substations Testing Redundancy Monitoring Switching circuits Switches synchronized phasors Bad data detection and identification critical measurements multiple solutions parameter errors state estimation
Content Type	Text
Resource Type	Article
Subject	Energy Engineering and Power Technology Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Identification of network parameter errors using phasor measurements

Observability, redundancy and gross error processing in state estimation using SCADA and synchronized phasor measurements

A Phasor-Data-Based State Estimator Incorporating Phase Bias Correction

Phasor-assisted automated topology processing for state estimators

DETECTION AND IDENTIFICATION OF NETWORK PARAMETER ERRORS USING CONVENTIONAL AND SYNCHRONIZED PHASOR MEASUREMENTS (2008)

Enhanced Topology Error Processing via Optimal Measurement Design

Off-line detection, identification and correction of branch parameter errors using SCADA and synchronized phasor measurements

Reliable placement of synchronized phasor measurements on network branches

Placement of PMUs to Enable Bad Data Detection in State Estimation

Improvements in Network Parameter Error Identification via Synchronized Phasors

Similar Documents

Identification of network parameter errors using phasor measurements

Observability, redundancy and gross error processing in state estimation using SCADA and synchronized phasor measurements

A Phasor-Data-Based State Estimator Incorporating Phase Bias Correction

Phasor-assisted automated topology processing for state estimators

DETECTION AND IDENTIFICATION OF NETWORK PARAMETER ERRORS USING CONVENTIONAL AND SYNCHRONIZED PHASOR MEASUREMENTS (2008)

Enhanced Topology Error Processing via Optimal Measurement Design

Off-line detection, identification and correction of branch parameter errors using SCADA and synchronized phasor measurements

Reliable placement of synchronized phasor measurements on network branches

Placement of PMUs to Enable Bad Data Detection in State Estimation

Improvements in Network Parameter Error Identification via Synchronized Phasors