NDLI: Automated Model Generation Algorithm for High-Level Fault Modeling

Content Provider	IEEE Xplore Digital Library
Author	Likun Xia Bell, I.M. Wilkinson, A.J.
Copyright Year	1982
Abstract	High-level modeling for operational amplifiers (opamps) has been previously carried out successfully using models generated by published automated model generation approaches. Furthermore, high-level fault modeling (HLFM) has been shown to work reasonably well using manually designed fault models. However, no evidence shows that published automated model generation approaches based on opamps have been used in HLFM. This paper describes HLFM for analog circuits using an adaptive self-tuning algorithm called multiple model generation system using delta. The generation algorithms and simulation models were written in MATLAB and the hardware description language VHDL-AMS, respectively. The properties of these self-tuning algorithms were investigated by modeling complementary metal-oxide-semiconductor opamps, and comparing simulations using the HLFM against those of the original simulation program with integrated circuit emphasis circuit utilizing transient analysis. Results show that the models can handle both linear and nonlinear fault situations with better accuracy than previously published HLFMs.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1140
Ending Page	1145
Page Count	6
File Size	2785371
File Format	PDF
ISSN	02780070
Volume Number	29
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mathematical model Circuit faults Circuit simulation Operational amplifiers Analog circuits MATLAB Hardware design languages Integrated circuit modeling Analytical models SPICE automated model generation (AMG) Analog fault simulation
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Testing analog and mixed-signal integrated circuits using oscillation-test method

A probabilistic fault model for 'analog' faults in digital CMOS circuits

Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits

An ASIC methodology for mixed analog-digital simulation

An efficient CMOS bridging fault simulator: with SPICE accuracy

A test evaluation technique for VLSI circuits using register-transfer level fault modeling

Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design

Detection of catastrophic faults in analog integrated circuits

Efficient synthesis of OTA network for linear analog functions

Automated Model Generation Algorithm for High-Level Fault Modeling

Similar Documents

Testing analog and mixed-signal integrated circuits using oscillation-test method

A probabilistic fault model for 'analog' faults in digital CMOS circuits

Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits

An ASIC methodology for mixed analog-digital simulation

An efficient CMOS bridging fault simulator: with SPICE accuracy

A test evaluation technique for VLSI circuits using register-transfer level fault modeling

Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design

Detection of catastrophic faults in analog integrated circuits

Efficient synthesis of OTA network for linear analog functions

Automated Model Generation Algorithm for High-Level Fault Modeling