NDLI: Reducing computational overhead of flash translation layer with hashed page tables

Content Provider	IEEE Xplore Digital Library
Author	Ilhoon Shin
Copyright Year	1975
Abstract	NAND flash memory is lightweight, small, shock-resistant, silent, and low in energy consumption. Thus it is widely used as a storage medium of various block devices such as SD cards, USB drives, and more recently, solid-state drives. However, given that it does not support the overwrite function, NAND-based block devices embed a firmware called Flash Translation Layer (FTL) to emulate the block device interface. The performance of a NAND-based block device is mainly determined by the efficiency of FTL as well as the performance of the NAND flash memory itself. Most previous work focused on, and succeeded in, significantly reducing the number of NAND operations such as write and erase. However, the overall performance was not substantially improved because of the enormous computational overhead of operating FTL. The overhead mainly stems from a linear search of target sectors for the entire log block space. This work presents a method to reduce the number of linear searches with the help of a hashed page table. A trace-driven simulation shows that the hashed page table effectively reduces the computational overhead of the existing scheme. The total elapsed time decreases by up to 46% compared to the original FAST scheme, and the impact of the CPU frequency on the performance of NAND-based block devices is also reduced. The hashed page table is anticipated to make FAST-like schemes feasible for NAND-based block devices which embed low-speed controllers.
Sponsorship	IEEE Consumer Electronics Society
File Size	334219
File Format	PDF
ISSN	00983063
Volume Number	56
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Memory management Performance evaluation Flash memory Random access memory Time frequency analysis Computational modeling Computational complexity NAND Flash Memory, Flash Translation Layer, Log Block, Computational Overhead, Hashed Page Tables.
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clustered page-level mapping for flash memory-based storage devices

Light weight sector mapping scheme for NAND-based block devices

Map cache management using dual granularity for mobile storage systems

Hot/cold clustering for page mapping in NAND flash memory

Improving flash translation layer performance by supporting large superblocks

Resource-aware sector translation layer for resource-sensitive nand flash-based storage systems

A parallel flash translation layer based on page group-block hybrid-mapping method

Implementing secure file deletion in NANDbased block devices with internal buffers

Fast responsive flash translation layer for smart devices

Reducing computational overhead of flash translation layer with hashed page tables

Similar Documents

Clustered page-level mapping for flash memory-based storage devices

Light weight sector mapping scheme for NAND-based block devices

Map cache management using dual granularity for mobile storage systems

Hot/cold clustering for page mapping in NAND flash memory

Improving flash translation layer performance by supporting large superblocks

Resource-aware sector translation layer for resource-sensitive nand flash-based storage systems

A parallel flash translation layer based on page group-block hybrid-mapping method

Implementing secure file deletion in NANDbased block devices with internal buffers

Fast responsive flash translation layer for smart devices

Reducing computational overhead of flash translation layer with hashed page tables