NDLI: Interleaved Discontinuous Space-Vector PWM for a Multilevel PWM VSI Using a Three-Phase Split-Wound Coupled Inductor

Content Provider	IEEE Xplore Digital Library
Author	Vafakhah, B. Salmon, J. Knight, A.M.
Copyright Year	1972
Abstract	A multilevel interleaved discontinuous space-vector pulsewidth modulation (DSVPWM) method is presented for a three-level three-phase pulsewidth modulation (PWM) voltage source inverter using a three-phase split-wound coupled inductor. The selection of a suitable PWM switching scheme for this topology is based on the dual requirements for a high-quality multilevel PWM output voltage, together with the need to minimize high-frequency currents and losses in the coupled inductor and the inverter switches. Suitable switching states are described for the DSVPWM method over the full amplitude modulation depth range. The proposed method minimizes the coupled-inductor high-frequency current ripple and also produces three-level PWM output voltage waveforms at twice the inverter switching frequency. The inverter operation is examined using simulation tests. The extensive experimental test results are used to obtain the inverter performance as a variable frequency drive when operated in a steady state and during transient conditions.
Sponsorship	IEEE Industry Applications Society
Starting Page	2015
Ending Page	2024
Page Count	10
File Size	1579827
File Format	PDF
ISSN	00939994
Volume Number	46
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Space vector pulse width modulation Inductors Pulse width modulation inverters Voltage Testing Topology Switches Amplitude modulation Switching frequency Steady-state multilevel inverter Coupled-inductor inverter (CII) discontinuous space-vector pulsewidth modulation (DSVPWM) interleaved discontinuous PWM
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A New Space-Vector PWM With Optimal Switching Selection for Multilevel Coupled Inductor Inverters

Multicarrier Interleaved PWM Strategies for a Five-Level NPC Inverter Using a Three-Phase Coupled Inductor

Single-Phase Multilevel PWM Inverter Topologies Using Coupled Inductors

PWM Inverters Using Split-Wound Coupled Inductors

A Near-State PWM Method With Reduced Switching Losses and Reduced Common-Mode Voltage for Three-Phase Voltage Source Inverters

Space-Vector-Based Hybrid Pulsewidth Modulation Techniques for Reduced Harmonic Distortion and Switching Loss

Generalized PWM–VSI Control Algorithm Based on a Universal Duty-Cycle Expression: Theoretical Analysis, Simulation Results, and Experimental Validations

A Space Vector PWM Scheme for Multilevel Inverters Based on Two-Level Space Vector PWM

Inductor commutation soft-switched PWM inverter driven by frequency-modulated PWM signal

Interleaved Discontinuous Space-Vector PWM for a Multilevel PWM VSI Using a Three-Phase Split-Wound Coupled Inductor

Similar Documents

A New Space-Vector PWM With Optimal Switching Selection for Multilevel Coupled Inductor Inverters

Multicarrier Interleaved PWM Strategies for a Five-Level NPC Inverter Using a Three-Phase Coupled Inductor

Single-Phase Multilevel PWM Inverter Topologies Using Coupled Inductors

PWM Inverters Using Split-Wound Coupled Inductors

A Near-State PWM Method With Reduced Switching Losses and Reduced Common-Mode Voltage for Three-Phase Voltage Source Inverters

Space-Vector-Based Hybrid Pulsewidth Modulation Techniques for Reduced Harmonic Distortion and Switching Loss

Generalized PWM–VSI Control Algorithm Based on a Universal Duty-Cycle Expression: Theoretical Analysis, Simulation Results, and Experimental Validations

A Space Vector PWM Scheme for Multilevel Inverters Based on Two-Level Space Vector PWM

Inductor commutation soft-switched PWM inverter driven by frequency-modulated PWM signal

Interleaved Discontinuous Space-Vector PWM for a Multilevel PWM VSI Using a Three-Phase Split-Wound Coupled Inductor