NDLI: On the Dynamics of the Error Floor Behavior in (Regular) LDPC Codes

Content Provider	IEEE Xplore Digital Library
Author	Schlegel, C. Shuai Zhang
Copyright Year	1963
Abstract	It is shown that dominant trapping sets of regular low-density parity-check (LDPC) codes, so-called absorption sets, undergo a two-phased dynamic behavior in the iterative message-passing decoding algorithm. Using a linear dynamic model for the iteration behavior of these sets, it is shown that they undergo an initial geometric growth phase which stabilizes in a final bit-flipping behavior where the algorithm reaches a fixed point. This analysis is shown to lead to very accurate numerical calculations of the error floor bit error rates down to error rates that are inaccessible by simulation. The topology of the dominant absorption sets of an example code, the IEEE 802.3an (2048,1723) regular LDPC code, are identified and tabulated using topological relationships in combination with search algorithms.
Sponsorship	IEEE Information Theory Society
Starting Page	3248
Ending Page	3264
Page Count	17
File Size	1240009
File Format	PDF
ISSN	00189448
Volume Number	56
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parity check codes Absorption Iterative algorithms Bit error rate Error analysis Iterative decoding Analytical models Error correction codes Message passing Gaussian channels low-density parity-check codes Absorption sets error floor linear analysis
Content Type	Text
Resource Type	Article
Subject	Library and Information Sciences Information Systems Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On Trapping Sets and Guaranteed Error Correction Capability of LDPC Codes and GLDPC Codes

Analysis of Connections Between Pseudocodewords

Estimation of Bit and Frame Error Rates of Finite-Length Low-Density Parity-Check Codes on Binary Symmetric Channels

Instanton-based techniques for analysis and reduction of error floors of LDPC codes

Error rate estimation of low-density parity-check codes on binary symmetric channels using cycle enumeration

Analysis of Absorbing Sets and Fully Absorbing Sets of Array-Based LDPC Codes

Message-Passing Algorithms and Improved LP Decoding

On the Hardness of Approximating Stopping and Trapping Sets

Iterative Decoding Threshold Analysis for LDPC Convolutional Codes

On the Dynamics of the Error Floor Behavior in (Regular) LDPC Codes

Similar Documents

On Trapping Sets and Guaranteed Error Correction Capability of LDPC Codes and GLDPC Codes

Analysis of Connections Between Pseudocodewords

Estimation of Bit and Frame Error Rates of Finite-Length Low-Density Parity-Check Codes on Binary Symmetric Channels

Instanton-based techniques for analysis and reduction of error floors of LDPC codes

Error rate estimation of low-density parity-check codes on binary symmetric channels using cycle enumeration

Analysis of Absorbing Sets and Fully Absorbing Sets of Array-Based LDPC Codes

Message-Passing Algorithms and Improved LP Decoding

On the Hardness of Approximating Stopping and Trapping Sets

Iterative Decoding Threshold Analysis for LDPC Convolutional Codes

On the Dynamics of the Error Floor Behavior in (Regular) LDPC Codes