NDLI: Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs

Content Provider	IEEE Xplore Digital Library
Author	Dumitriu, V. Khan, G.N.
Copyright Year	1993
Abstract	This paper presents a new approach to the design and analysis of NoC topologies which is based on the transaction-oriented communication methods of on-chip components. We propose two algorithms that attempt to meet the communication requirement of an on-chip application using a minimum number of network resources for the task, by generating application-specific topologies. In addition, to aid the design process of complex systems, the design method incorporates a form of predictive analysis which can estimate the degree of contention in a given system without performing detailed simulation. This predictive analysis method is used to determine the minimum frequency of operation for generated topologies, and is incorporated into the topology generation process. The proposed design method was tested using real-word applications, including an MPEG4 decoder and a multi-window display application. The generated topologies were found to offer similar or better performance when compared with regular topologies. However, the topologies generated by our method were more economical, using, on average, half the network resources of regular topologies.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1433
Ending Page	1446
Page Count	14
File Size	906274
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Performance analysis Network topology Design methodology Process design Analytical models Predictive models Frequency Testing MPEG 4 Standard system-on-chip (SoC) Design automation network-on-chip (NoC) performance analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On-Chip Support for NoC-Based SoC Debugging

It's a small world after all: NoC performance optimization via long-range link insertion

Wire Optimization for Multimedia SoC and SiP Designs

Practical Asynchronous Interconnect Network Design

Reconfigurable Routers for Low Power and High Performance

Application-Aware Topology Reconfiguration for On-Chip Networks

A Case Study for NoC-Based Homogeneous MPSoC Architectures

Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique

The CONNECT Network-on-Chip Generator

Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs

Similar Documents

On-Chip Support for NoC-Based SoC Debugging

It's a small world after all: NoC performance optimization via long-range link insertion

Wire Optimization for Multimedia SoC and SiP Designs

Practical Asynchronous Interconnect Network Design

Reconfigurable Routers for Low Power and High Performance

Application-Aware Topology Reconfiguration for On-Chip Networks

A Case Study for NoC-Based Homogeneous MPSoC Architectures

Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique

The CONNECT Network-on-Chip Generator

Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs