NDLI: Characterization of On-Chip Multiport Inductors for Small-Area RF Circuits

Content Provider	IEEE Xplore Digital Library
Author	Ito, T. Okada, K. Masu, K.
Copyright Year	2004
Abstract	This paper proposes a novel calculation method to derive self and mutual components of each segment in multiport inductors. In the proposed method, a set of S-parameters of the multiport inductor is mathematically decomposed into several matrices, which express self and mutual effects of each segment in the inductor. Due to this mathematics-based method, the multiport inductor can be characterized without numerical extractions. In this paper, a small-area distributed amplifier (DA) utilizing five-port inductors is also demonstrated as an application of the proposed analysis method. In the experimental results using a 0.18-mum CMOS process, the three-stage DA utilizing two five-port inductors to replace eight two-port inductors shows that the multiport inductor can successfully reduce layout area.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1590
Ending Page	1597
Page Count	8
File Size	1403719
File Format	PDF
ISSN	15498328
Volume Number	56
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inductors Radio frequency Indium tin oxide Distributed amplifiers CMOS process Educational technology Low-noise amplifiers Wireless communication Analog circuits Equivalent circuits radio frequency (RF) CMOS distributed amplifier (DA) low-noise amplifier (LNA) multiport inductor on-chip inductor
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Multiband Inductor-Reuse CMOS Low-Noise Amplifier

Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS

Low-Power Short-Range Radio CMOS Subharmonic RF Front-End Using CG-CS LNA

Design of the Input Matching Network of RF CMOS LNAs for Low-Power Operation

Integrated Multilayered On-Chip Inductors for Compact CMOS RFICs and Their Use in a Miniature Distributed Low-Noise-Amplifier Design for Ultra-Wideband Applications

A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors

Design and Analysis of a Performance-Optimized CMOS UWB Distributed LNA

Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver

A micromachined CMOS distributed amplifier by CMOS compatible ICP deep-trench technology

Characterization of On-Chip Multiport Inductors for Small-Area RF Circuits

Similar Documents

A Multiband Inductor-Reuse CMOS Low-Noise Amplifier

Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS

Low-Power Short-Range Radio CMOS Subharmonic RF Front-End Using CG-CS LNA

Design of the Input Matching Network of RF CMOS LNAs for Low-Power Operation

Integrated Multilayered On-Chip Inductors for Compact CMOS RFICs and Their Use in a Miniature Distributed Low-Noise-Amplifier Design for Ultra-Wideband Applications

A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors

Design and Analysis of a Performance-Optimized CMOS UWB Distributed LNA

Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver

A micromachined CMOS distributed amplifier by CMOS compatible ICP deep-trench technology

Characterization of On-Chip Multiport Inductors for Small-Area RF Circuits