NDLI: Frequency-Dependent Sampling Linearity

Content Provider	IEEE Xplore Digital Library
Author	Brown, T.W. Hakkarainen, M. Fiez, T.S.
Copyright Year	2004
Abstract	A novel model predicts tracking nonlinearity (NL) in the form of harmonic distortion (HD) for weakly nonlinear (i.e., SFDR > 30 dBc) first-order open-loop sampling circuits. The mechanisms for the NL are exponential settling, amplitude modulation, phase modulation, and discrete-time modulation. The model demonstrates that HD typically increases at 20 dB per decade over most standard operating ranges and is a function of input frequency, sampling bandwidth, input amplitude, sample rate, and component NL. The application of the model is reduced to the equivalent of frequency-independent NL analysis over this range, requiring only a Taylor series expansion of the NL time constant. Design insight is given for common MOS switch types, revealing a high correlation between HD and bandwidth. The first method to quantify the tradeoff between thermal noise (SNR) and linearity [spurious-free dynamic range (SFDR)] for sampling circuits is presented. Measured HD ₂, HD ₃, HD ₄, and HD ₅ versus frequency at multiple sample rates of a sample-and-hold test chip fabricated in a 0.25-mum 1P5M CMOS process and Spectre simulation results support the findings. The results broadly apply to switched-capacitor circuits in general and sampling circuits specifically, regardless of technology.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	740
Ending Page	753
Page Count	14
File Size	1553498
File Format	PDF
ISSN	15498328
Volume Number	56
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency Sampling methods Linearity High definition video Circuits Amplitude modulation Phase modulation Bandwidth Switches Predictive models Volterra series Analog–digital conversion frequency response harmonic distortion nonlinear distortion phase distortion sample-and-hold (S/H) circuits
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Digital Calibration of a Nonlinear S/H

A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal

A Novel Low Power 1 GS/s S&H Architecture With Improved Analog Bandwidth

A 200-MHz 15-mW BiCMOS sample-and-hold amplifier with 3 V supply

An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit

Adaptive Semiblind Calibration of Bandwidth Mismatch for Two-Channel Time-Interleaved ADCs

A 600-MSPS 8-bit CMOS ADC Using Distributed Track-and-Hold With Complementary Resistor/Capacitor Averaging

A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Subsampling Applications

Low-power GS/s track-and-hold with 10-b resolution at Nyquist in SiGe BiCMOS

Frequency-Dependent Sampling Linearity

Similar Documents

Digital Calibration of a Nonlinear S/H

A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal

A Novel Low Power 1 GS/s S&H Architecture With Improved Analog Bandwidth

A 200-MHz 15-mW BiCMOS sample-and-hold amplifier with 3 V supply

An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit

Adaptive Semiblind Calibration of Bandwidth Mismatch for Two-Channel Time-Interleaved ADCs

A 600-MSPS 8-bit CMOS ADC Using Distributed Track-and-Hold With Complementary Resistor/Capacitor Averaging

A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Subsampling Applications

Low-power GS/s track-and-hold with 10-b resolution at Nyquist in SiGe BiCMOS

Frequency-Dependent Sampling Linearity