NDLI: Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow

Please wait, while we are loading the content...

The 16th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2010) and The 4th ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2010)

Special issue on automotive embedded systems

Advertisement - Why we joined

IEEE copyright form

IEEE Embedded Systems Letters Information for authors

Blank page [back cover]

Issue 2

Issue 1

Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow

Content Provider	IEEE Xplore Digital Library
Author	Weichen Liu Zonghua Gu Jiang Xu
Copyright Year	2009
Abstract	Synchronous dataflow (SDF) is a widely-used model of computation for digital signal processing and multimedia applications. In this letter, we propose an automatic approach to synthesize efficient software from SDF models with improved runtime efficiency. Our synthesis technique is based on dynamic single-appearance scheduling (dynSAS), which generates software with minimized code size, the same as traditional single-appearance schedule (SAS), while requires much less buffer memory space. We enhance dynSAS systematically to reduce control flow overhead and increase memory utilization. Experiment results show that our approach can generate efficient software with enhanced runtime performance compared to related techniques.
Starting Page	69
Ending Page	72
Page Count	4
File Size	222759
File Format	PDF
ISSN	19430663
Volume Number	1
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic scheduling Signal synthesis Processor scheduling Control system synthesis Runtime Computational modeling Digital signal processing Application software Synthetic aperture sonar Automatic control synchronous dataflow Genetic algorithms scheduling software synthesis
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis of pipelined DSP accelerators with dynamic scheduling

Memory efficient software synthesis with mixed coding style from dataflow graphs

Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing

Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing

Efficient Retiming of Multirate DSP Algorithms

Utilizing multidimensional loop parallelism on large scale parallel processor systems

Efficient local search far DAG scheduling

Genetic scheduling for parallel processor systems: comparative studies and performance issues

Runtime incremental parallel scheduling (RIPS) on distributed memory computers

Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow

Similar Documents

Synthesis of pipelined DSP accelerators with dynamic scheduling

Memory efficient software synthesis with mixed coding style from dataflow graphs

Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing

Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing

Efficient Retiming of Multirate DSP Algorithms

Utilizing multidimensional loop parallelism on large scale parallel processor systems

Efficient local search far DAG scheduling

Genetic scheduling for parallel processor systems: comparative studies and performance issues

Runtime incremental parallel scheduling (RIPS) on distributed memory computers

Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow