NDLI: CMOS Oscillators for Clock Distribution and Injection-Locked Deskew

Content Provider	IEEE Xplore Digital Library
Author	Hossain, M. Carusone, A.C.
Copyright Year	1966
Abstract	The distribution and alignment of high-frequency clocks across a wide bus of links is a significant challenge in modern computing systems. A low power clock source is demonstrated by incorporating a buffer into a cross-coupled oscillator. Because the load is isolated from the tank, the oscillator can directly drive 50-Ohm impedances or large capacitive loads with no additional buffering. Using this topology, a quadrature VCO (QVCO) is implemented in 0.13 mum digital CMOS. The QVCO oscillates at 20 GHz, consumes 20 mW and provides 12% tuning range. The measured phase noise is -101 dBc/Hz @ 1 MHz frequency offset. A clock alignment technique based upon injection-locked quadrature-LC or ring oscillators is then proposed. Although injection-locked oscillators (ILOs) are known to be capable of deskewing and jitter filtering clocks, a study of both LC and ring ILOs indicates significant variation in their jitter tracking bandwidth when used to provide large phase shifts. By selectively injecting different phases of a quadrature-LC or ring VCO, this problem is obviated resulting in reduced phase noise. The technique is demonstrated using a LC QVCO at 20 GHz while burning only 20 mW of power and providing an 8 dB improvement in phase noise. A ring oscillator deskews a 2 to 7 GHz clock while consuming 14 mW in 90 nm CMOS.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2138
Ending Page	2153
Page Count	16
File Size	2543800
File Format	PDF
ISSN	00189200
Volume Number	44
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Injection-locked oscillators Clocks Phase noise Voltage-controlled oscillators Ring oscillators Jitter Distributed computing Impedance Topology Tuning ring oscillator Clock deskew injection locking jitter filtering Q-VCO
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18 µm CMOS

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18/μm CMOS

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

A wideband injection locking scheme and quadrature phase generation in 65nm CMOS

Quadrature-Phase Topology of a High Frequency Ring Oscillator

A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process

An LC-Based Clock Buffer With Tunable Injection Locking

A Wideband Injection-Locking Scheme and Quadrature Phase Generation in 65-nm CMOS

A Novel Direct Injection-Locked QPSK Modulator Based on Ring VCO in 180 nm CMOS

CMOS Oscillators for Clock Distribution and Injection-Locked Deskew

Similar Documents

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18 µm CMOS

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18/μm CMOS

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

A wideband injection locking scheme and quadrature phase generation in 65nm CMOS

Quadrature-Phase Topology of a High Frequency Ring Oscillator

A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process

An LC-Based Clock Buffer With Tunable Injection Locking

A Wideband Injection-Locking Scheme and Quadrature Phase Generation in 65-nm CMOS

A Novel Direct Injection-Locked QPSK Modulator Based on Ring VCO in 180 nm CMOS

CMOS Oscillators for Clock Distribution and Injection-Locked Deskew