NDLI: Achieving Programming Model Abstractions for Reconfigurable Computing

Content Provider	IEEE Xplore Digital Library
Author	Andrews, D. Sass, R. Anderson, E. Agron, J. Peck, W. Stevens, J. Baijot, F. Komp, E.
Copyright Year	1993
Abstract	This paper introduces hthreads, a unifying programming model for specifying application threads running within a hybrid computer processing unit (CPU)/field-programmable gate-array (FPGA) system. Presently accepted hybrid CPU/FPGA computational models-and access to these computational models via high level languages-focus on programming language extensions to increase accessibility and portability. However, this paper argues that new high-level programming models built on common software abstractions better address these goals. The hthreads system, in general, is unique within the reconfigurable computing community as it includes operating system and middleware layer abstractions that extend across the CPU/FPGA boundary. This enables all platform components to be abstracted into a unified multiprocessor architecture platform. Application programmers can then express their computations using threads specified from a single POSIX threads (pthreads) multithreaded application program and can then compile the threads to either run on the CPU or synthesize them to run within an FPGA. To enable this seamless framework, we have created the hardware thread interface (HWTI) component to provide an abstract, platform-independent compilation target for hardware-resident computations. The HWTI enables the use of standard thread communication and synchronization operations across the software/hardware boundary. Key operating system primitives have been mapped into hardware to provide threads running in both hardware and software uniform access to a set of sub-microsecond, minimal-jitter services. Migrating the operating system into hardware removes the potential bottleneck of routing all system service requests through a central CPU.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	34
Ending Page	44
Page Count	11
File Size	1818427
File Format	PDF
ISSN	10638210
Volume Number	16
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Central Processing Unit Hardware Field programmable gate arrays Operating systems Application software Computational modeling Computer languages Middleware Computer architecture reconfigurable computing Field-programmable gate arrays (FPGAs) operating systems programming models
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Achieving High Performance with FPGA-Based Computing

The Promise of High-Performance Reconfigurable Computing

Instruction Set Innovations for the Convey HC-1 Computer

Computing Models for FPGA-Based Accelerators

Operating Systems Research for Reconfigurable Computing

C-Based Complex Event Processing on Reconfigurable Hardware

Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA

Zebra: Building Efficient Network Message Parsers for Embedded Systems

A design chain for embedded systems

Achieving Programming Model Abstractions for Reconfigurable Computing

Similar Documents

Achieving High Performance with FPGA-Based Computing

The Promise of High-Performance Reconfigurable Computing

Instruction Set Innovations for the Convey HC-1 Computer

Computing Models for FPGA-Based Accelerators

Operating Systems Research for Reconfigurable Computing

C-Based Complex Event Processing on Reconfigurable Hardware

Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA

Zebra: Building Efficient Network Message Parsers for Embedded Systems

A design chain for embedded systems

Achieving Programming Model Abstractions for Reconfigurable Computing