NDLI: Calculation of Total Integrated Noise in Analog Circuits

Content Provider	IEEE Xplore Digital Library
Author	Dastgheib, A. Murmann, B.
Copyright Year	2004
Abstract	Electronic noise is a significant and fundamental issue in the design of analog circuits. In the widely used class of switched-capacitor circuits, the noise metric of interest is the so-called total integrated noise. Closed-form expressions for this quantity are unavailable in literature for all but the simplest circuit configurations that involve first- and second-order noise transfer functions. The lack of these expressions has prevented design automation and performance optimization without relying on repetitive simulations. In this paper we provide a general formula for calculating the total integrated noise in arbitrary circuits. The results are applied to two popular operational transconductance amplifier (OTA) circuits; a two-stage Miller-compensated architecture and a two-stage cascode-compensated topology. Simulations show that the calculated noise for these circuits is in close agreement with SPICE simulations.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2988
Ending Page	2993
Page Count	6
File Size	379690
File Format	PDF
ISSN	15498328
Volume Number	55
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analog circuits Circuit simulation Switched capacitor circuits Closed-form solution Transfer functions Design automation Optimization Transconductance Operational amplifiers Circuit topology two-stage OTA Thermal noise total noise power two Stage OTA Total noise power thermal noise
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Settling Time and Noise Optimization of a Three-Stage Operational Transconductance Amplifier

Accurate Settling-Time Modeling and Design Procedures for Two-Stage Miller-Compensated Amplifiers for Switched-Capacitor Circuits

Analysis and optimization of noise in continuous-time OTA-C filters

High-Performance Four-Stage CMOS OTA Suitable for Large Capacitive Loads

Super Class-AB OTAs With Adaptive Biasing and Dynamic Output Current Scaling

Single-stage fully recycling folded cascode OTA for switched-capacitor circuits

A single-stage operational amplifier with enhanced transconductance and slew rate for switched-capacitor circuits

The flipped voltage follower: a useful cell for low-voltage low-power circuit design

Design-oriented estimation of thermal noise in switched-capacitor circuits

Calculation of Total Integrated Noise in Analog Circuits

Similar Documents

Settling Time and Noise Optimization of a Three-Stage Operational Transconductance Amplifier

Accurate Settling-Time Modeling and Design Procedures for Two-Stage Miller-Compensated Amplifiers for Switched-Capacitor Circuits

Analysis and optimization of noise in continuous-time OTA-C filters

High-Performance Four-Stage CMOS OTA Suitable for Large Capacitive Loads

Super Class-AB OTAs With Adaptive Biasing and Dynamic Output Current Scaling

Single-stage fully recycling folded cascode OTA for switched-capacitor circuits

A single-stage operational amplifier with enhanced transconductance and slew rate for switched-capacitor circuits

The flipped voltage follower: a useful cell for low-voltage low-power circuit design

Design-oriented estimation of thermal noise in switched-capacitor circuits

Calculation of Total Integrated Noise in Analog Circuits