NDLI: Multiple Reference Frame-Based Control of Three-Phase PWM Boost Rectifiers under Unbalanced and Distorted Input Conditions

Content Provider	IEEE Xplore Digital Library
Author	Peng Xiao Corzine, K.A. Venayagamoorthy, G.K.
Copyright Year	1986
Abstract	Many control algorithms and circuits for three-phase pulse width modulation active rectifiers have been proposed in the past decades. In most of the research, it is often assumed that the input voltages are balanced or contain only fundamental frequency components. In this paper, a selective harmonic compensation method is proposed based on an improved multiple reference frame algorithm, which decouples signals of different frequencies before reference frame transformation. This technique eliminates interactions between the fundamental-frequency positive-sequence components and harmonic and/or negative-sequence components in the input currents, so that fast and accurate regulation of harmonic and unbalanced currents can be achieved. A decoupled phase-locked loop algorithm is used for proper synchronization with the utility voltage, which also benefits from the multiple reference frame technique. The proposed control method leads to considerable reduction in low-order harmonic contents in the rectifier input current and achieves almost zero steady-state error through feedback loops. Extensive experimental tests based on a fixed-point digital signal processor controlled 2 kW prototype are used to verify the effectiveness of the proposed ideas.
Sponsorship	IEEE Power Electronics Society
Starting Page	2006
Ending Page	2017
Page Count	12
File Size	1241424
File Format	PDF
ISSN	08858993
Volume Number	23
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation Rectifiers Signal processing algorithms Voltage Pulse circuits Space vector pulse width modulation Phase locked loops Frequency synchronization Steady-state Error correction phase-locked loop Active rectifier harmonic compensation multiple reference frame
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

One-Cycle-Controlled Three-Phase PWM Rectifiers With Improved Regulation Under Unbalanced and Distorted Input-Voltage Conditions

Control of Three-Phase Boost-Type PWM Rectifier in Stationary Frame Under Unbalanced Input Voltage

Space Vector Sequence Investigation and Synchronization Methods for Active Front-End Rectifiers in High-Power Current-Source Drives

Analysis of the Instantaneous Power Flow for Three-Phase PWM Boost Rectifier Under Unbalanced Supply Voltage Conditions

A New Control Method for Input–Output Harmonic Elimination of the PWM Boost-Type Rectifier Under Extreme Unbalanced Operating Conditions

New Stationary Frame Control Scheme for Three-Phase PWM Rectifiers Under Unbalanced Voltage Dips Conditions

An Analytical Modelling of Three-Phase Four-Switch PWM Rectifier Under Unbalanced Supply Conditions

A new control algorithm for three-phase PWM buck rectifier with input displacement factor compensation

A novel control method for input output harmonic elimination of the PWM boost type rectifier under unbalanced operating conditions

Multiple Reference Frame-Based Control of Three-Phase PWM Boost Rectifiers under Unbalanced and Distorted Input Conditions

Similar Documents

One-Cycle-Controlled Three-Phase PWM Rectifiers With Improved Regulation Under Unbalanced and Distorted Input-Voltage Conditions

Control of Three-Phase Boost-Type PWM Rectifier in Stationary Frame Under Unbalanced Input Voltage

Space Vector Sequence Investigation and Synchronization Methods for Active Front-End Rectifiers in High-Power Current-Source Drives

Analysis of the Instantaneous Power Flow for Three-Phase PWM Boost Rectifier Under Unbalanced Supply Voltage Conditions

A New Control Method for Input–Output Harmonic Elimination of the PWM Boost-Type Rectifier Under Extreme Unbalanced Operating Conditions

New Stationary Frame Control Scheme for Three-Phase PWM Rectifiers Under Unbalanced Voltage Dips Conditions

An Analytical Modelling of Three-Phase Four-Switch PWM Rectifier Under Unbalanced Supply Conditions

A new control algorithm for three-phase PWM buck rectifier with input displacement factor compensation

A novel control method for input output harmonic elimination of the PWM boost type rectifier under unbalanced operating conditions

Multiple Reference Frame-Based Control of Three-Phase PWM Boost Rectifiers under Unbalanced and Distorted Input Conditions