NDLI: A Highly Efficient VLSI Architecture for H.264/AVC CAVLC Decoder

Content Provider	IEEE Xplore Digital Library
Author	Heng-Yao Lin Ying-Hong Lu Bin-Da Liu Jar-Ferr Yang
Copyright Year	1999
Abstract	In this paper, an efficient algorithm is proposed to improve the decoding efficiency of the context-based adaptive variable length coding (CAVLC) procedure. Due to the data dependency among symbols in the decoding flow, the CAVLC decoder requires large computation time, which dominates the overall decoder system performance. To expedite its decoding speed, the critical path in the CAVLC decoder is first analyzed and then reduced by forwarding the adaptive detection for succeeding symbols. With a shortened critical path, the CAVLC architecture is further divided into two segments, which can be easily implemented by a pipeline structure. Consequently, the overall performance is effectively improved. In the hardware implementation, a low power combined LUT and single output buffer have been adopted to reduce the area as well as power consumption without affecting the decoding performance. Experimental results show that the proposed architecture surpassing other recent designs can approximately reduce power consumption by 40% and achieve three times decoding speed in comparison to the original decoding procedure suggested in the H.264 standard. The maximum frequency can be larger than 210 MHz, which can easily support the real-time requirement for resolutions higher than the HD1080 format.
Sponsorship	IEEE Signal Processing Society IEEE Circuits and Systems Society IEEE Communications Society IEEE Computer Society
Starting Page	31
Ending Page	42
Page Count	12
File Size	656833
File Format	PDF
ISSN	15209210
Volume Number	10
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Automatic voltage control Decoding Computer architecture Energy consumption Data flow computing System performance Pipelines Hardware Table lookup variable length coding Context-based adaptive variable length coding (CAVLC) H.264/AVC
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering Computer Science Applications Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

New Lookup Tables and Searching Algorithms for Fast H.264/AVC CAVLC Decoding

Architecture Design of Context-Based Adaptive Variable-Length Coding for H.264/AVC

An Advanced Total_Zeros Decoding Method Based on New Memory Architecture in H.264/AVC CAVLC

Implementation of a H.264/AVC SVC decoder with multi-symbol prediction CAVLC for advanced T-DMB receiver

CAVLC Encoder Design for Real-Time Mobile Video Applications

Forward Computations for Context-Adaptive Variable-Length Coding Design

A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding

A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder

A Highly Efficient VLSI Architecture for H.264/AVC CAVLC Decoder

Similar Documents

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

New Lookup Tables and Searching Algorithms for Fast H.264/AVC CAVLC Decoding

Architecture Design of Context-Based Adaptive Variable-Length Coding for H.264/AVC

An Advanced Total_Zeros Decoding Method Based on New Memory Architecture in H.264/AVC CAVLC

Implementation of a H.264/AVC SVC decoder with multi-symbol prediction CAVLC for advanced T-DMB receiver

CAVLC Encoder Design for Real-Time Mobile Video Applications

Forward Computations for Context-Adaptive Variable-Length Coding Design

A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding

A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder

A Highly Efficient VLSI Architecture for H.264/AVC CAVLC Decoder