NDLI: An Integrated Implantable Stimulator That is Fail-Safe Without Off-Chip Blocking-Capacitors

Please wait, while we are loading the content...

An Integrated Implantable Stimulator That is Fail-Safe Without Off-Chip Blocking-Capacitors

Content Provider	IEEE Xplore Digital Library
Author	Xiao Liu Demosthenous, A. Donaldson, N.
Copyright Year	2007
Abstract	We present a neural stimulator chip with an output stage (electrode driving circuit) that is fail-safe under single-fault conditions without the need for off-chip blocking-capacitors. To miniaturize the stimulator output stage two novel techniques are introduced. The first technique is a new current generator circuit reducing to a single step the translation of the digital input bits into the stimulus current, thus minimizing silicon area and power consumption compared to previous works. The current generator uses voltage-controlled resistors implemented by MOS transistors in the deep triode region. The second technique is a new stimulator output stage circuit with blocking-capacitor safety protection using a high-frequency current-switching (HFCS) technique. Unlike conventional stimulator output stage circuits for implantable functional electrical stimulation (FES) systems which require blocking-capacitors in the microfarad range, our proposed approach allows capacitance reduction to the picofarad range, thus the blocking-capacitors can be integrated on-chip. The prototype four-channel neural stimulator chip was fabricated in XFAB's 1-mum silicon-on-insulator CMOS technology and can operate from a power supply between 5-18 V. The stimulus current is generated by active charging and passive discharging. We obtained recordings of action potentials and a strength-duration curve from the sciatic nerve of a frog with the stimulator chip which demonstrate the HFCS technique. The average power consumption for a typical 1-mA 20-Hz single-channel stimulation using a book electrode, is 200 muW from a 6 V power supply. The silicon area occupation is 0.38 mm² per channel.
Sponsorship	IEEE Circuits and Systems Society IEEE Engineering in Medicine and Biology Society
Page Count	14
File Size	1576097
Starting Page	231
Ending Page	244
File Format	PDF
ISSN	19324545
Volume Number	2
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuits Electrodes Power generation Energy consumption Hybrid fiber coaxial cables Silicon on insulator technology CMOS technology Power supplies Voltage Resistors neural stimulator Action potential biomedical circuits blocking-capacitor capacitance reduction current generator fail-safe functional electrical stimulation (FES) implanted device
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Biomedical Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fail-safe ASIC for implantable neural stimulation

Improved calculable 4TP coaxial capacitance standards

A Fully Integrated Fail-safe Stimulator Output Stage Dedicated to FES Stimulation

An Integrated Stimulator With DC-Isolation and Fine Current Control for Implanted Nerve Tripoles

On-chip decoupling capacitor design to reduce switching-noise-induced instability in CMOS/SOI VLSI

Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors

An Oscillator Based on LDMOS Capacitor

CMOS charge-metering microstimulator for implantable prosthetic device

An implantable electrical stimulator for phrenic nerve stimulation

An Integrated Implantable Stimulator That is Fail-Safe Without Off-Chip Blocking-Capacitors

Similar Documents

A fail-safe ASIC for implantable neural stimulation

Improved calculable 4TP coaxial capacitance standards

A Fully Integrated Fail-safe Stimulator Output Stage Dedicated to FES Stimulation

An Integrated Stimulator With DC-Isolation and Fine Current Control for Implanted Nerve Tripoles

On-chip decoupling capacitor design to reduce switching-noise-induced instability in CMOS/SOI VLSI

Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors

An Oscillator Based on LDMOS Capacitor

CMOS charge-metering microstimulator for implantable prosthetic device

An implantable electrical stimulator for phrenic nerve stimulation

An Integrated Implantable Stimulator That is Fail-Safe Without Off-Chip Blocking-Capacitors