NDLI: Multilevel Multiphase Space Vector PWM Algorithm

Content Provider	IEEE Xplore Digital Library
Author	Lopez, O. Alvarez, J. Doval-Gandoy, J. Freijedo, F.D.
Copyright Year	1982
Abstract	In the last few years, interest in multiphase converter technology has increased due to the benefits of using more than three phases in drive applications. Besides, multilevel converter technology permits the achievement of high power ratings with voltage limited devices. Multilevel multiphase technology combines the benefits of both technologies, but new modulation techniques must be developed in order to take advantage of multilevel multiphase converters. In this paper, a novel space vector pulsewidth modulation (SVPWM) algorithm for multilevel multiphase voltage source converters is presented. This algorithm is the result of the two main contributions of this paper: the demonstration that a multilevel multiphase modulator can be realized from a two-level multiphase modulator, and the development of a new two-level multiphase SVPWM algorithm. The multiphase SVPWM algorithm presented in this paper can be applied to most multilevel topologies; it has low computational complexity and it is suitable for hardware implementations. Finally, the algorithm was implemented in a low-cost field-programmable gate array and it was tested in a laboratory with a real prototype using a five-level five-phase inverter.
Sponsorship	IEEE Industrial Electronics Society
Starting Page	1933
Ending Page	1942
Page Count	10
File Size	1154584
File Format	PDF
ISSN	02780046
Volume Number	55
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Space vector pulse width modulation Space technology Voltage Pulse width modulation converters Pulse modulation Topology Computational complexity Hardware Field programmable gate arrays Testing space vector pulsewidth modulation (SVPWM) Field-programmable gate array (FPGA) modulation algorithm multilevel multiphase converter
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multilevel Multiphase Space Vector PWM Algorithm With Switching State Redundancy

Digital Parameterizable VHDL Module for Multilevel Multiphase Space Vector PWM

An Efficient SVPWM Algorithm With Low Computational Overhead for Three-Phase Inverters

Dynamically Reconfigurable PWM Controller for Three-Phase Voltage-Source Inverters

Design and Implementation of Three-Level Space Vector PWM IP Core for FPGAs

Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms

FPGA Implementation of a PWM for a Three-Phase DC–AC Multilevel Active-Clamped Converter

A Shifted SVPWM Method to Control DC-Link Resonant Inverters and Its FPGA Realization

Multidimensional Two-Level Multiphase Space Vector PWM Algorithm and Its Comparison With Multifrequency Space Vector PWM Method

Multilevel Multiphase Space Vector PWM Algorithm

Similar Documents

Multilevel Multiphase Space Vector PWM Algorithm With Switching State Redundancy

Digital Parameterizable VHDL Module for Multilevel Multiphase Space Vector PWM

An Efficient SVPWM Algorithm With Low Computational Overhead for Three-Phase Inverters

Dynamically Reconfigurable PWM Controller for Three-Phase Voltage-Source Inverters

Design and Implementation of Three-Level Space Vector PWM IP Core for FPGAs

Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms

FPGA Implementation of a PWM for a Three-Phase DC–AC Multilevel Active-Clamped Converter

A Shifted SVPWM Method to Control DC-Link Resonant Inverters and Its FPGA Realization

Multidimensional Two-Level Multiphase Space Vector PWM Algorithm and Its Comparison With Multifrequency Space Vector PWM Method

Multilevel Multiphase Space Vector PWM Algorithm