NDLI: A High Data-Rate Energy-Efficient Interference-Tolerant Fully Integrated CMOS Frequency Channelized UWB Transceiver for Impulse Radio

Content Provider	IEEE Xplore Digital Library
Author	Medi, A. Won Namgoong
Copyright Year	1966
Abstract	A pulse-based ultra-wideband transceiver (UWB-IR) operating in the 3.25-4.75 GHz band designed for low power and high data rate communication is implemented in 0.18 mum CMOS technology. When operating at 1 Gbps data rate, it dissipates 98 mW (98 pJ/b) in the receive-mode and 108 mW (108 pJ/b) in the transmit-mode from a 1.8 V supply [1]. Compared to UWB transceivers reported in the literature, this chip dissipates the lowest energy per bit. In addition, the combination of the frequency channelized architecture, high-linearity RF circuits, aggressive baseband filtering, and low local oscillator spurs results in an interference-tolerant receiver that is able to co-exist with systems operating in the 2.4 GHz and 5 GHz ISM bands as well as interfering systems operating within the signal band. The receiver provides a maximum voltage gain of 82 dB. Within the band of interest and at a typical gain of 57 dB, overall noise figure of 4.5 to 5.4 dB, IIP3 of -5 to -10 dBm, and 47 dB channel-to-channel isolation are measured. The receiver can tolerate in-band and out-of-band narrowband interferers that are as large as -20 dBm and 0 dBm, respectively. The mostly digital programmable transmitter delivers maximum output swing of 800 mVpp to a 50-ohm antenna at rates as high as 1.5 Gbps.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	974
Ending Page	980
Page Count	7
File Size	667605
File Format	PDF
ISSN	00189200
Volume Number	43
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy efficiency Radiofrequency interference Transceivers CMOS technology Gain Ultra wideband technology Radio frequency Circuits Baseband Filtering
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A CMOS ultra-wideband impulse radio transceiver for 1-mb/s data communications and /spl plusmn/2.5-cm range finding

A Dual-Antenna Phased-Array UWB Transceiver in 0.18-$mu{hbox {m}}$ CMOS

Chaotic Pulse-Position Baseband Modulation for an Ultra-Wideband Transceiver in CMOS

Full-Band Impulse-Radio Ultra Wideband Transceivers With Integrated ESD Protection

A dual-antenna phase-array ultra-wideband CMOS transceiver

A VHDL-AMS Simulation Environment for an UWB Impulse Radio Transceiver

Performance of inter-chip RF-interconnect using CPW, capacitive coupler, and UWB transceiver

An Ultra-Wideband Impulse-Radio Transceiver Chipset Using Synchronized-OOK Modulation

A 2.5 nJ/bit 0.65 V Pulsed UWB Receiver in 90 nm CMOS

A High Data-Rate Energy-Efficient Interference-Tolerant Fully Integrated CMOS Frequency Channelized UWB Transceiver for Impulse Radio

Similar Documents

A CMOS ultra-wideband impulse radio transceiver for 1-mb/s data communications and /spl plusmn/2.5-cm range finding

A Dual-Antenna Phased-Array UWB Transceiver in 0.18-$mu{hbox {m}}$ CMOS

Chaotic Pulse-Position Baseband Modulation for an Ultra-Wideband Transceiver in CMOS

Full-Band Impulse-Radio Ultra Wideband Transceivers With Integrated ESD Protection

A dual-antenna phase-array ultra-wideband CMOS transceiver

A VHDL-AMS Simulation Environment for an UWB Impulse Radio Transceiver

Performance of inter-chip RF-interconnect using CPW, capacitive coupler, and UWB transceiver

An Ultra-Wideband Impulse-Radio Transceiver Chipset Using Synchronized-OOK Modulation

A 2.5 nJ/bit 0.65 V Pulsed UWB Receiver in 90 nm CMOS

A High Data-Rate Energy-Efficient Interference-Tolerant Fully Integrated CMOS Frequency Channelized UWB Transceiver for Impulse Radio