NDLI: MOSFET Performance Scaling—Part I: Historical Trends

Content Provider	IEEE Xplore Digital Library
Author	Khakifirooz, A. Antoniadis, D.A.
Copyright Year	1963
Abstract	A simple analytical model that describes MOSFET operation in saturation from subthreshold to strong inversion is used to derive a new formulation of the intrinsic switching delay of the transistor. The proposed model follows the scaling trend of experimental ring-oscillator data better than the conventional CV/I metric. The historical trend of MOSFET performance scaling is examined, and it is shown that the continuous increase of the carrier velocity in the channel has been the main driver for the improved transistor performance with scaling. The dependence of velocity and mobility in recent strain-engineered devices is studied based on published experimental data, and a theory is proposed to justify this dependence. It is shown that the virtual-source velocity depends on low-field mobility more strongly than what was previously believed, in spite of the fact that state-of-the-art MOSFETs operate at 60%-65% of their ballistic limit. These observations will be used in Part II of this paper to explore the tradeoffs between key device parameters in order for the commensurate scaling of the device performance with its dimensional scaling to continue in the future high-performance CMOS generations.
Sponsorship	IEEE Electron Devices Society
Starting Page	1391
Ending Page	1400
Page Count	10
File Size	504892
File Format	PDF
ISSN	00189383
Volume Number	55
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	velocity Delay mobility MOSFET scaling performance roadmap
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MOSFET Performance Scaling—Part II: Future Directions

Optimal Stress Design in p-MOSFET With Superior Performance

1 µm MOSFET VLSI technology: Part I—An overview

Benchmarking Transition Metal Dichalcogenide MOSFET in the Ultimate Physical Scaling Limit

The impact of intrinsic series resistance on MOSFET scaling

Drain Current Model Including Velocity Saturation for Symmetric Double-Gate MOSFETs

Scaling properties of high electron mobility transistors

A physically based mobility model for MOSFET numerical simulation

A high-performance planar power MOSFET

MOSFET Performance Scaling—Part I: Historical Trends

Similar Documents

MOSFET Performance Scaling—Part II: Future Directions

Optimal Stress Design in p-MOSFET With Superior Performance

1 &#181;m MOSFET VLSI technology: Part I&#8212;An overview

Benchmarking Transition Metal Dichalcogenide MOSFET in the Ultimate Physical Scaling Limit

The impact of intrinsic series resistance on MOSFET scaling

Drain Current Model Including Velocity Saturation for Symmetric Double-Gate MOSFETs

Scaling properties of high electron mobility transistors

A physically based mobility model for MOSFET numerical simulation

A high-performance planar power MOSFET

MOSFET Performance Scaling—Part I: Historical Trends

1 µm MOSFET VLSI technology: Part I—An overview