NDLI: An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic

Content Provider	IEEE Xplore Digital Library
Author	Foist, R.B. Grecu, C.S. Ivanov, A. Turner, R.
Copyright Year	1963
Abstract	This paper presents a reference design and tutorial for an embedded PowerPC subsystem core with user logic in a Xilinx field-programmable gate array (FPGA). The design and tutorial were created to help graduate students who are doing research in complex electronic applications and want to prototype their designs in an FPGA. Specifically, the design provides a starting point for any application that requires an embedded processor plus user logic that is external to the processor block, but must interface to it. In addition, this material is useful as a supplementary laboratory module in advanced FPGA design (for senior- and graduate-level courses). The design project provides a practical introduction to system-on-chip (SOC) design, embedded processor design, hardware-software codesign, and general FPGA development. The authors' assessment shows that even third-year electrical engineering students can complete the tutorial successfully (within approximately three hours). The design database and tutorial document are publicly available and can be downloaded from a website at The University of British Columbia (UBC), Vancouver, BC, Canada.
Sponsorship	IEEE Education Society
Starting Page	312
Ending Page	318
Page Count	7
File Size	222082
File Format	PDF
ISSN	00189359
Volume Number	51
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	hardware–software codesign Embedded PowerPC field-programmable gate array (FPGA) design project
Content Type	Text
Resource Type	Article
Subject	Education Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic

Project-Based Learning in Embedded Systems Education Using an FPGA Platform

Exploration and Customization of FPGA-Based Soft Processors

Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA

An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

Floating-Point FPGA: Architecture and Modeling

Lossless Hyperspectral Image Compression System-Based on HW/SW Codesign

Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits

An iLab for Teaching Advanced Logic Concepts With Hardware Descriptive Languages

An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic

Similar Documents

An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic

Project-Based Learning in Embedded Systems Education Using an FPGA Platform

Exploration and Customization of FPGA-Based Soft Processors

Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA

An Embedded Implementation of Discrete Zolotarev Transform Using Hardware-Software Codesign

Floating-Point FPGA: Architecture and Modeling

Lossless Hyperspectral Image Compression System-Based on HW/SW Codesign

Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits

An iLab for Teaching Advanced Logic Concepts With Hardware Descriptive Languages

An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic