NDLI: Current-Mode Phase-Locked Loops

Content Provider	IEEE Xplore Digital Library
Author	DiClemente, D. Fei Yuan
Copyright Year	2004
Abstract	This brief introduces current-mode phase-locked loops (PLLs). The proposed current-mode PLLs differ from conventional voltage-mode PLLs by replacing their RC loop filter with a RL loop filter, eliminating the need for large on-chip capacitors. The large inductance of the current-mode loop filter is obtained from CMOS active inductors, taking the advantage of their large and tunable inductance and small silicon area. Both types I and II current-mode PLLs are introduced. Implemented in TSMC 0.18-mum CMOS technology, the simulation results of a 3-GHz current-mode PLL demonstrate that the PLL has the lock time 50 ns, silicon area 2800 mum², dc power consumption 12.2 mW, and phase noise of -84.5 dBc at 1-MHz frequency offset and the maximum -74 dBc reference spurs
Sponsorship	IEEE Circuits and Systems Society
Starting Page	303
Ending Page	307
Page Count	5
File Size	398559
File Format	PDF
ISSN	15497747
Volume Number	54
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Filters Inductance Silicon CMOS technology Voltage Capacitors Active inductors Energy consumption Phase noise current-mode phase-locked loops (PLLs) Current-controlled oscillators (CCOs) current-mode loop filters
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Current-Mode Phase-Locked Loops With CMOS Active Transformers

Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity

CMOS active transformer current-mode phase-locked loops

An Area-Efficient CMOS Current-Mode Phase-Locked Loop

A High-Performance PLL With a Low-Power Active Switched-Capacitor Loop Filter

A low phase noise CMOS voltage-controlled differential ring oscillator

A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator

Subthreshold CMOS active inductors with applications to low-power injection-locked oscillators for passive wireless microsystems

Quadrature VCOs Based on Coupled PLLs

Current-Mode Phase-Locked Loops— A New Architecture

Similar Documents

Current-Mode Phase-Locked Loops With CMOS Active Transformers

Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity

CMOS active transformer current-mode phase-locked loops

An Area-Efficient CMOS Current-Mode Phase-Locked Loop

A High-Performance PLL With a Low-Power Active Switched-Capacitor Loop Filter

A low phase noise CMOS voltage-controlled differential ring oscillator

A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator

Subthreshold CMOS active inductors with applications to low-power injection-locked oscillators for passive wireless microsystems

Quadrature VCOs Based on Coupled PLLs

Current-Mode Phase-Locked Loops— A New Architecture