NDLI: RSNS-to-Binary Conversion

Content Provider	IEEE Xplore Digital Library
Author	Luke, B.L. Pace, P.E.
Copyright Year	2004
Abstract	The robust symmetrical number system (RSNS) is a symmetrical number system formed such that only one element in each RSNS vector changes between code transitions. This integer Gray-code property makes the RSNS useful in analog-to-digital converters (ADC), direction finding antenna architectures and electro-optical ADCs since it eliminates any encoding errors that can occur when the input signal lies about any code transition point. One of the fundamental difficulties in a hardware application of the RSNS, such as an ADC, is the conversion of the RSNS residue vectors into a more convenient representation such as a binary number. By exploiting the one-to-one correspondence between the RSNS and the residue number system, an efficient process for conversion of the symmetrical residues is formed. The conversion process presented in this paper produces a hardware implementation that is at least an order of magnitude smaller in terms of transistor count than read-only-memory conversion methods, and is easily pipelined to achieve fast conversion speeds.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2030
Ending Page	2043
Page Count	14
File Size	738530
File Format	PDF
ISSN	15498328
Volume Number	54
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Robustness Hardware Analog-digital conversion Directive antennas Digital signal processing Discrete Fourier transforms Dynamic range Encoding Data conversion Design engineering symmetry Circuit theory converters data conversion digital signal processing robust symmetrical number systems (RSNSs)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Use of the symmetrical number system in resolving single-frequency undersampling aliases

Analysis and characterization of a monobit receiver for electronic warfare

Simple Algorithm for Sampling Synchronization of ADCs

Robust Data-Optimized Stochastic Analog-to-Digital Converters

$N$-Sequence RSNS Ambiguity Analysis

Bidirectional conversion between DCT coefficients of blocks and their subblocks

A Dual-Mode Conditioning Circuit for Differential Analog-to-Digital Converters

Uncertainty Principles and Vector Quantization

Integer fast Fourier transform

RSNS-to-Binary Conversion

Similar Documents

Use of the symmetrical number system in resolving single-frequency undersampling aliases

Analysis and characterization of a monobit receiver for electronic warfare

Simple Algorithm for Sampling Synchronization of ADCs

Robust Data-Optimized Stochastic Analog-to-Digital Converters

$N$-Sequence RSNS Ambiguity Analysis

Bidirectional conversion between DCT coefficients of blocks and their subblocks

A Dual-Mode Conditioning Circuit for Differential Analog-to-Digital Converters

Uncertainty Principles and Vector Quantization

Integer fast Fourier transform

RSNS-to-Binary Conversion