NDLI: Algorithm-Hardware Codesign of Fast Parallel Round-Robin Arbiters

Content Provider	IEEE Xplore Digital Library
Author	Si Qing Zheng Mei Yang
Copyright Year	1990
Abstract	As a basic building block of a switch scheduler, a fast and fair arbiter is critical to the efficiency of the scheduler, which is the key to the performance of a high-speed switch or router. In this paper, we propose a parallel round-robin arbiter (PRRA) based on a simple binary search algorithm, which is specially designed for hardware implementation. We prove that our PRRA achieves round-robin fairness under all input patterns. We further propose an improved (IPRRA) design that reduces the timing of PRRA significantly. Simulation results with TSMC .18mum standard cell library show that PRRA and IPRRA can meet the timing requirement of a terabit 256 times 256 switch. Both PRRA and IPRRA are much faster and simpler than the programmable priority encoder (PPE), a well-known round-robin arbiter design. We also introduce an additional design which combines PRRA and IPRRA and provides trade-offs in gate delay, wire delay, and circuit area. With the binary tree structure and high performance, our designs are scalable for large N and useful for implementing schedulers for high-speed switches and routers
Sponsorship	IEEE Computer Society
File Size	2861641
File Format	PDF
ISSN	10459219
Volume Number	18
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Round robin Switches Timing Delay Algorithm design and analysis Hardware Libraries Wire Circuits Binary trees switch scheduling. Arbitration circuits and systems matching parallel processing round-robin arbiter
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Algorithm-hardware codesign of fast parallel round-robin arbiters.

A simple and fast parallel round-robin arbiter for high-speed switch control and scheduling

Round-robin Arbiter Design and Generation (2002)

Round-robin arbiter design and generation (2002)

Performance analysis of Exhaustive Limited Service Round Robin Matching Algorithm

Round Robin Arbiters for Virtual Channel Router

Binary tree search architecture for efficient implementation of round robin arbiters

Stable round-robin scheduling algorithms for high-performance input queued switches

A self-adaptive threshold based scheduling algorithm for input-queued switches

Algorithm-Hardware Codesign of Fast Parallel Round-Robin Arbiters

Similar Documents

Algorithm-hardware codesign of fast parallel round-robin arbiters.

A simple and fast parallel round-robin arbiter for high-speed switch control and scheduling

Round-robin Arbiter Design and Generation (2002)

Round-robin arbiter design and generation (2002)

Performance analysis of Exhaustive Limited Service Round Robin Matching Algorithm

Round Robin Arbiters for Virtual Channel Router

Binary tree search architecture for efficient implementation of round robin arbiters

Stable round-robin scheduling algorithms for high-performance input queued switches

A self-adaptive threshold based scheduling algorithm for input-queued switches

Algorithm-Hardware Codesign of Fast Parallel Round-Robin Arbiters