NDLI: BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP

Content Provider	IEEE Xplore Digital Library
Author	Minsik Cho Pan, D.Z.
Copyright Year	1982
Abstract	In this paper, we propose a new global router, BoxRouter, powered by the concept of box expansion, progressive integer linear programming (PILP), and adaptive maze routing (AMR). BoxRouter first uses a simple prerouting strategy to predict and capture the most congested region with high fidelity as compared to the final routing. Based on progressive box expansion initiated from the most congested region, BoxRouting is performed with PILP and AMR. Our PILP is shown to be much more efficient than the traditional ILP in terms of speed and quality, and the AMR based on multisource multitarget with bridge model is effective in minimizing the congestion and wirelength. It is followed by an effective postrouting step, which reroutes without rip-up to enhance the routing solution further and obtain smooth tradeoff between wirelength and routability. Our experimental results show that the BoxRouter significantly outperforms the state-of-the-art published global routers, e.g., 91 % better routability than Labyrinth (with 14% less wirelength and 3.3times speedup), 79% better routability than Chi-dispersion router (with similar wirelength and 2times speedup), and 4.2% less wirelength and 16times speedup than a multicommodity flow-based router (with similar routability). Additional enhancement in box expansion and postrouting further improves the result with similar wirelength but much better routability than the latest work in global routing.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	2130
Ending Page	2143
Page Count	14
File Size	1055458
File Format	PDF
ISSN	02780070
Volume Number	26
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Very large scale integration Manufacturing Integer linear programming Copper Bridge circuits Capacitance System performance Chemicals Wire routability Congestion global routing integer linear programming (ILP) physical design rectilinear minimum Steiner tree (RMST) rectilinear minimum Steiner tree Global routing congestion
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Obstacle-avoiding rectilinear minimum-delay Steiner tree construction toward IP-block-based SOC design

ObSteiner: An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees in the Presence of Complex Rectilinear Obstacles

On the Construction of Optimal Obstacle-Avoiding Rectilinear Steiner Minimum Trees

A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips

A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays

Obstacle-Avoiding Rectilinear Steiner Tree Construction: A Steiner-Point-Based Algorithm

EBOARST: An Efficient Edge-Based Obstacle-Avoiding Rectilinear Steiner Tree Construction Algorithm

XGRouter: high-quality global router in X-architecture with particle swarm optimization

GRIP: Global Routing via Integer Programming

BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP

Similar Documents

Obstacle-avoiding rectilinear minimum-delay Steiner tree construction toward IP-block-based SOC design

ObSteiner: An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees in the Presence of Complex Rectilinear Obstacles

On the Construction of Optimal Obstacle-Avoiding Rectilinear Steiner Minimum Trees

A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips

A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays

Obstacle-Avoiding Rectilinear Steiner Tree Construction: A Steiner-Point-Based Algorithm

EBOARST: An Efficient Edge-Based Obstacle-Avoiding Rectilinear Steiner Tree Construction Algorithm

XGRouter: high-quality global router in X-architecture with particle swarm optimization

GRIP: Global Routing via Integer Programming

BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP