NDLI: Heterogeneous Behavioral Hierarchy Extensions for SystemC

Content Provider	IEEE Xplore Digital Library
Author	Patel, H.D. Shukla, S.K. Bergamaschi, R.A.
Copyright Year	1982
Abstract	System level design methodology and language support for high-level modeling enhances productivity for designing complex embedded systems. For an effective methodology, efficiency of simulation and a sound refinement-based implementation path are also necessary. Although some of the recent system level design languages (SLDLs) such as SystemC, SystemVerilog, or SpecC have features for system level abstractions, several essential ingredients are missing from these. We consider: 1) explicit support for multiple models of computation (MoCs) or heterogeneity so that distributed reactive embedded systems with hardware and software components can be easily modeled; 2) the ability to build complex behaviors by hierarchically composing simpler behaviors and the ability to distinguish between structural and heterogeneous behavioral hierarchy; and 3) hierarchical composition of behaviors that belong to distinct MoCs, as essential for successful SLDLs. One important requirement for such an SLDL should be that the simulation semantics are compositional, and hence no flattening of hierarchically composed behaviors are needed for simulation. In this paper, we show how we designed SystemC extensions to facilitates for heterogeneous behavioral hierarchy, compositional simulation semantics, and a simulation kernel that shows up to 40% more efficient than standard SystemC simulation
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	765
Ending Page	780
Page Count	16
File Size	555967
File Format	PDF
ISSN	02780070
Volume Number	26
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Embedded system System-level design Embedded computing Embedded software Software systems Circuit simulation Hardware design languages Design methodology Productivity SystemC Behavioral decomposition behavioral modeling embedded system design heterogeneous behavioral hierarchy hierarchical finite state machine (HFSM) hierarchical synchronous data flow (SDF) models of computation (MoCs) simulation efficiency structural modeling system level designs
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models

On Cosimulating Multiple Abstraction-Level System-Level Models

A general hierarchical circuit modeling and simulation algorithm

Electronic System-Level Synthesis Methodologies

A Heterogeneous Simulation and Modeling Framework for Automation Systems

System-level design: orthogonalization of concerns and platform-based design

Static Analysis of Transaction-Level Communication Models

Single Source Design Environment for Embedded Systems Based on SystemC

High-level energy macromodeling of embedded software

Heterogeneous Behavioral Hierarchy Extensions for SystemC

Similar Documents

Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models

On Cosimulating Multiple Abstraction-Level System-Level Models

A general hierarchical circuit modeling and simulation algorithm

Electronic System-Level Synthesis Methodologies

A Heterogeneous Simulation and Modeling Framework for Automation Systems

System-level design: orthogonalization of concerns and platform-based design

Static Analysis of Transaction-Level Communication Models

Single Source Design Environment for Embedded Systems Based on SystemC

High-level energy macromodeling of embedded software

Heterogeneous Behavioral Hierarchy Extensions for SystemC