NDLI: A connectivity based clustering algorithm with application to VLSI circuit partitioning

Content Provider	IEEE Xplore Digital Library
Author	Jianhua Li Behjat, L.
Copyright Year	2004
Abstract	Circuit partitioning is a fundamental problem in very large-scale integration (VLSI) physical design automation. In this brief, we present a new connectivity-based clustering algorithm for VLSI circuit partitioning. The proposed clustering method focuses on capturing natural clusters in a circuit, i.e., the groups of cells that are highly interconnected in a circuit. Therefore, the proposed clustering method can reduce the size of large-scale partitioning problems without losing partitioning solution qualities. The performance of the proposed clustering algorithm is evaluated on a standard set of partitioning benchmarks-ISPD98 benchmark suite. The experimental results show that by applying the proposed clustering algorithm, the previously reported best partitioning solutions from state-of-the-art partitioners are further improved.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	384
Ending Page	388
Page Count	5
File Size	208221
File Format	PDF
ISSN	15497747
Volume Number	53
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clustering algorithms Partitioning algorithms Very large scale integration Iterative algorithms Clustering methods Large scale integration Design automation Integrated circuit interconnections Large-scale systems Joining processes partitioning Clustering iterative improvement
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Probability-based approaches to VLSI circuit partitioning

VLSI circuit partitioning by cluster-removal using iterative improvement techniques

A stable partitioning algorithm for VLSI circuits

An efficient iterative improvement technique for VLSI circuit partitioning using hybrid bucket structures

Cell Merge: A basic-pre-clustering clustering algorithm for placement

Finding clusters in VLSI circuits

HJ-hPl: Hierarchical Mixed-Size Placement Algorithm with Priori Wirelength Estimation

A structure based clustering algorithm with applications to VLSI physical design

An efficient multi-level partitioning algorithm for VLSI circuits

A connectivity based clustering algorithm with application to VLSI circuit partitioning

Similar Documents

Probability-based approaches to VLSI circuit partitioning

VLSI circuit partitioning by cluster-removal using iterative improvement techniques

A stable partitioning algorithm for VLSI circuits

An efficient iterative improvement technique for VLSI circuit partitioning using hybrid bucket structures

Cell Merge: A basic-pre-clustering clustering algorithm for placement

Finding clusters in VLSI circuits

HJ-hPl: Hierarchical Mixed-Size Placement Algorithm with Priori Wirelength Estimation

A structure based clustering algorithm with applications to VLSI physical design

An efficient multi-level partitioning algorithm for VLSI circuits

A connectivity based clustering algorithm with application to VLSI circuit partitioning