NDLI: A novel three-phase magnitude-phase-locked loop system

Content Provider	IEEE Xplore Digital Library
Author	Karimi-Ghartemani, M.
Copyright Year	2004
Abstract	A novel three-phase magnitude-phase-locked-loop system (3MPLL) for use in the general area of three-phase (power, energy and power electronic) systems is introduced. The proposed 3MPLL suppresses the noise and distortion from the input signal, mitigates the unbalance, and synthesizes the instantaneous positive-sequence component of the input signal; thus it operates as a nonlinear adaptive notch (or band-pass) filter. The 3MPLL also adaptively tracks and estimates the magnitude, phase angle, and frequency of the input signal; thus, its operation as a nonlinear state estimator. Characteristics of the 3MPLL including its mathematical equations as well as steady-state and dynamic responses are discussed in this paper. Comparisons are made between the proposed 3MPLL and conventional single-phase PLL (1PLL) and three-phase PLL (3PLL) systems. Advantages of the proposed system over the conventional methods and systems are also discussed. Structural simplicity and robustness of the 3MPLL system are its further features which make it desirable. In addition to the conventional applications of the 3PLL in the general area of power systems, the proposed 3MPLL can also be used for other applications which require smooth and adaptive synthesis of the instantaneous symmetrical components. Particularly, the 3MPLL can be used as a three-phase nonlinear anti-aliasing filter with no phase-shift and no amplitude bias. Three unique features of such a filter are frequency adaptivity, unbalance mitigation, and structural simplicity/robustness
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1792
Ending Page	1802
Page Count	11
File Size	544036
File Format	PDF
ISSN	15498328
Volume Number	53
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency estimation Phase estimation State estimation Phase locked loops Robustness Power electronics Nonlinear distortion Signal synthesis Adaptive filters Band pass filters three-phase phase-locked loop (3PLL) Adaptive notch filter anti-aliasing filter frequency estimation symmetrical components synchronization
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Filtering Technique for Three-Phase Power Systems

A New Phase-Locked Loop System for Three-Phase Applications

A Filtering Technique for Three-Phase Power Systems

A digital phase locked loop based on frequency self-adaptive

Robust Adaptive Frequency Estimation of Three-Phase Power Systems

Improved grid-synchronization technique based on adaptive notch filter

Three-phase magnitude-phased-locked loop using FPGA

Improved robust phase locked loop for utility grid applications

A single-phase PLL algorithm with disturbances immunity

A novel three-phase magnitude-phase-locked loop system

Similar Documents

A Filtering Technique for Three-Phase Power Systems

A New Phase-Locked Loop System for Three-Phase Applications

A Filtering Technique for Three-Phase Power Systems

A digital phase locked loop based on frequency self-adaptive

Robust Adaptive Frequency Estimation of Three-Phase Power Systems

Improved grid-synchronization technique based on adaptive notch filter

Three-phase magnitude-phased-locked loop using FPGA

Improved robust phase locked loop for utility grid applications

A single-phase PLL algorithm with disturbances immunity

A novel three-phase magnitude-phase-locked loop system