NDLI: Memory Efficient JPEG 2000 Architecture With Stripe Pipeline Scheduling

Content Provider	IEEE Xplore Digital Library
Author	Hung-Chi Fang Yu-Wei Chang Chih-Chi Cheng Liang-Gee Chen
Copyright Year	1991
Abstract	Memory issues pose the most critical problem in designing a high-performance JPEG 2000 architecture. The tile memory occupies more than 50% area in conventional JPEG 2000 designs. To solve this problem, we propose a stripe pipeline scheduling. It well matches the throughputs and dataflows of the discrete wavelet transform and the embedded block coding to minimize the data lifetime between the two modules. As a result of the scheduling, the overall memory requirements of the proposed architecture can be reduced to only 8.5% compared with conventional architectures. This effectively reduces the hardware cost of the entire system by more than 45%. Besides reducing the cost, we also propose a two-symbol arithmetic encoder architecture to increase the throughput. By use of this technique, the proposed architecture can achieve 124 MS/s at 124 MHz, which is the highest specification in the literature. Therefore, the proposed architecture is not only low cost but also high speed
Sponsorship	IEEE Signal Processing Society
Starting Page	4807
Ending Page	4816
Page Count	10
File Size	1823462
File Format	PDF
ISSN	1053587X
Volume Number	54
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Discrete wavelet transforms Throughput Block codes Hardware Costs Signal processing algorithms Educational institutions Computer architecture Engines JPEG 2000 Discrete wavelet transform embedded block coding with optimized truncation image coding
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel embedded block coding architecture for JPEG 2000

High-performance JPEG 2000 encoder with rate-distortion optimization

Word-Level Parallel Architecture of JPEG 2000 Embedded Block Coding Decoder

Memory-efficient architecture for JPEG 2000 coprocessor with large tile image

An Efficient Pass-Parallel Architecture for Embedded Block Coder in JPEG 2000

A high-performance architecture for embedded block coding in JPEG 2000

A JPEG 2000 error resilience method using uneven block-sized information included markers

Efficient Interfacing of DWT and EBCOT in JPEG2000

A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec

Memory Efficient JPEG 2000 Architecture With Stripe Pipeline Scheduling

Similar Documents

Parallel embedded block coding architecture for JPEG 2000

High-performance JPEG 2000 encoder with rate-distortion optimization

Word-Level Parallel Architecture of JPEG 2000 Embedded Block Coding Decoder

Memory-efficient architecture for JPEG 2000 coprocessor with large tile image

An Efficient Pass-Parallel Architecture for Embedded Block Coder in JPEG 2000

A high-performance architecture for embedded block coding in JPEG 2000

A JPEG 2000 error resilience method using uneven block-sized information included markers

Efficient Interfacing of DWT and EBCOT in JPEG2000

A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec

Memory Efficient JPEG 2000 Architecture With Stripe Pipeline Scheduling