NDLI: Protecting Combinational Logic Synthesis Solutions

Content Provider	IEEE Xplore Digital Library
Author	Kirovski, D. Yean-Yow Hwang Potkonjak, M. Cong, J.
Copyright Year	1982
Abstract	Recently, design reuse has emerged as a dominant design and system-integration paradigm for modern systems on silicon. However, the intellectual-property-business model is vulnerable to many dangerous obstructions, such as misappropriation and copyright fraud. The authors propose a new method for intellectual-property protection that relies upon design watermarking at the combinational-logic-synthesis level. They introduce two protocols for embedding user- and tool-specific information into a logic network while performing multilevel logic minimization and technology mapping, two standard-optimization processes during logic synthesis. The hidden information can be used to protect both the design and the synthesis tool. The authors demonstrate that the difficulty of erasing or finding a valid signature in the synthesized design can be made arbitrarily computationally difficult. In order to evaluate the developed-watermarking method, the authors applied it to a standard set of real-life benchmarks, where high probability of authorship was achieved with negligible overhead on solution quality
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	2687
Ending Page	2696
Page Count	10
File Size	468543
File Format	PDF
ISSN	02780070
Volume Number	25
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protection Watermarking Network synthesis Large scale integration Companies Design optimization Logic design Cryptography Silicon Protocols Intellectual property protection, logic synthesis, multilevel combinational synthesis, template matching, watermarking
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level

Publicly detectable watermarking for intellectual property authentication in VLSI design

Watermarking graph partitioning solutions

Fair watermarking using combinatorial isolation lemmas

Constraint-based watermarking techniques for design IP protection

Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual Property

Protecting ownership rights through digital watermarking

An efficient algorithm for bipartite PLA folding

Fingerprinting techniques for field-programmable gate array intellectual property protection

Protecting Combinational Logic Synthesis Solutions

Similar Documents

IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level

Publicly detectable watermarking for intellectual property authentication in VLSI design

Watermarking graph partitioning solutions

Fair watermarking using combinatorial isolation lemmas

Constraint-based watermarking techniques for design IP protection

Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual Property

Protecting ownership rights through digital watermarking

An efficient algorithm for bipartite PLA folding

Fingerprinting techniques for field-programmable gate array intellectual property protection

Protecting Combinational Logic Synthesis Solutions