NDLI: A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process

Content Provider	IEEE Xplore Digital Library
Author	Bakkaloglu, B. Fontaine, P. Mohieldin, A.N. Solti Peng Sher Jiun Fang Dulger, F.
Copyright Year	1966
Abstract	A single chip quad-band multi-mode (GSM900/ DCS1800/PCS1900/CDMA2K) direct-conversion RF receiver with integrated baseband ADCs is presented. The fully integrated RF receiver is implemented in a 90-nm single poly, six level metal, standard digital CMOS process with no additional analog and RF components. The highly digital multi-mode receiver uses minimum analog filtering and AGC stages, digitizing useful signal, dynamic DC offsets and blockers at the mixer output. The direct-conversion GSM front-end utilizes resistive loaded LNAs with only two coupled inductors per LNA. The GSM front-end achieves a 31.5 dB gain and a 2.1 dB integrated noise figure with a 5 dB noise figure under blocking conditions. The CDMA2K front-end utilizes a self-biased common-gate input amplifier followed by passive mixers, achieving wideband input matching from 900 MHz up to 2.1 GHz with an IIP3 of +8 dBm. The GSM receiver consumes 38 mA from a power supply of 1.5 V and CDMA2K receiver consumes 16 mA in the low band and 21 mA in the high band. The multi-mode receiver, including LO buffers and frequency dividers, ADCs, and reference buffers, occupies 2.5 mm/sup 2/.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1149
Ending Page	1159
Page Count	11
File Size	1542813
File Format	PDF
ISSN	00189200
Volume Number	41
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency GSM CMOS process Noise figure Baseband Digital filters Filtering Inductors Gain Broadband amplifiers wireless CMOS integrated circuits low-noise amplifier multimode radio frequency integrated circuits transceivers
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A GSM receiver front-end in 65 nm digital CMOS process

A quad-band receiver for GSM/GPRS/EDGE in 90 nm digital CMOS

A 90 nm CMOS receiver front-end for GSM/GPRS/EDGE

A process-scalable RF transceiver for short range communication in 90 nm Si CMOS

A CMOS RF-receiver front-end for 1 GHz applications

Software Assisted Digital RF Processor for Single-Chip GSM Radio in 90 nm CMOS

A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS

A 2.4GHz Common-Gate LNA Using On-Chip Differential Inductors in a 0.18µm CMOS Technology

Low noise radio frequency integrated circuits in 90 nm SOI CMOS up to 60 GHz

A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process

Similar Documents

A GSM receiver front-end in 65 nm digital CMOS process

A quad-band receiver for GSM/GPRS/EDGE in 90 nm digital CMOS

A 90 nm CMOS receiver front-end for GSM/GPRS/EDGE

A process-scalable RF transceiver for short range communication in 90 nm Si CMOS

A CMOS RF-receiver front-end for 1 GHz applications

Software Assisted Digital RF Processor for Single-Chip GSM Radio in 90 nm CMOS

A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS

A 2.4GHz Common-Gate LNA Using On-Chip Differential Inductors in a 0.18µm CMOS Technology

Low noise radio frequency integrated circuits in 90 nm SOI CMOS up to 60 GHz

A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process