NDLI: Quantum interference in fully depleted tri-gate quantum-wire transistors-the role of inelastic scattering

Content Provider	IEEE Xplore Digital Library
Author	Gilbert, M.J. Ferry, D.K.
Copyright Year	2002
Abstract	Within the next decade, it is predicted that we will reach the limits of silicon scaling as it is currently defined. Of the new devices under investigation, one of the most promising is the tri-gate quantum-wire transistor. In this paper, we study the role quantum interference plays in the operation of this device both in the ballistic and quasi-ballistic regimes. We find that, in the ballistic case, the electrons propagating in the system tend to form vortices in their motion when subjected to moderate drain biases. These vortices form in both the source and drain of the device when the proper conditions are satisfied. Further, we observe fluctuations in the conductance of the device, which leads to fluctuations in resultant drain current due to interactions with the channel and dopant ions. When inelastic scattering is considered, the formation of the vortices is suppressed and the spread in threshold voltage fluctuations is reduced. However, the conductance fluctuations remain in the drain current once the drain voltage reaches larger values.
Sponsorship	IEEE Nanotechnology Council
Starting Page	599
Ending Page	604
Page Count	6
File Size	1482022
File Format	PDF
ISSN	1536125X
Volume Number	4
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Interference Particle scattering CMOS technology Fluctuations Silicon on insulator technology Electrons MOSFET circuits Lattices Threshold voltage Wire vorticity Inelastic scattering MOSFET quantum interference quantum wire silicon tri-gate
Content Type	Text
Resource Type	Article
Subject	Nanoscience and Nanotechnology Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Quantum interference in fully depleted tri-gate quantum-wire transistors-the role of inelastic scattering

Fully-Depleted 0.25 Micron Silicon-on-Insulator MOSFET Transistors for Microwave Applications

Suppression of quantum interference induced vortices and threshold voltage shift due to the inclusion of inelastic scattering in ultra small fully depleted SOI MOSFETs

Threshold voltage control for deep sub-micrometer fully depleted SOI MOSFET

High performance fully-depleted tri-gate CMOS transistors

Vorticity and quantum interference in ultra-small SOI MOSFETs

Two-Dimensional Analytical Modeling of Fully Depleted Short-Channel DG SOI MOSFET

Tri-gate bulk MOSFET design for improved robustness to random dopant fluctuations

Study of random dopant fluctuation effects in fully depleted silicon on insulator MOSFET using analytical model

Quantum interference in fully depleted tri-gate quantum-wire transistors-the role of inelastic scattering

Similar Documents

Quantum interference in fully depleted tri-gate quantum-wire transistors-the role of inelastic scattering

Fully-Depleted 0.25 Micron Silicon-on-Insulator MOSFET Transistors for Microwave Applications

Suppression of quantum interference induced vortices and threshold voltage shift due to the inclusion of inelastic scattering in ultra small fully depleted SOI MOSFETs

Threshold voltage control for deep sub-micrometer fully depleted SOI MOSFET

High performance fully-depleted tri-gate CMOS transistors

Vorticity and quantum interference in ultra-small SOI MOSFETs

Two-Dimensional Analytical Modeling of Fully Depleted Short-Channel DG SOI MOSFET

Tri-gate bulk MOSFET design for improved robustness to random dopant fluctuations

Study of random dopant fluctuation effects in fully depleted silicon on insulator MOSFET using analytical model

Quantum interference in fully depleted tri-gate quantum-wire transistors-the role of inelastic scattering