NDLI: Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method

Content Provider	IEEE Xplore Digital Library
Author	Chao-Tsung Huang Po-Chih Tseng Liang-Gee Chen
Copyright Year	1991
Abstract	In this paper, three generic RAM-based architectures are proposed to efficiently construct the corresponding two-dimensional architectures by use of the line-based method for any given hardware architecture of one-dimensional (1-D) wavelet filters, including conventional convolution-based and lifting-based architectures. An exhaustive analysis of two-dimensional architectures for discrete wavelet transform in the system view is also given. The first proposed architecture is for 1-level decomposition, which is presented by introducing the categories of internal line buffers, the strategy of optimizing the line buffer size, and the method of integrating any 1-D wavelet filter. The other two proposed architectures are for multi-level decomposition. One applies the recursive pyramid algorithm directly to the proposed 1-level architecture, and the other one combines the two previously proposed architectures to increase the hardware utilization. According to the comparison results, the proposed architecture outperforms previous architectures in the aspects of line buffer size, hardware cost, hardware utilization, and flexibility.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	910
Ending Page	920
Page Count	11
File Size	709516
File Format	PDF
ISSN	10518215
Volume Number	15
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete wavelet transforms Hardware Computer architecture Image coding Wavelet analysis Two dimensional displays Filters Costs Wavelet transforms Very large scale integration VLSI architecture Discrete wavelet transform (DWT) lifting scheme line-based method recursive pyramid algorithm
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Architectures for Two-Dimensional Discrete Wavelet Transform Using Lifting Scheme

A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform

Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform

An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform

Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform

On-Chip Memory Optimization Scheme for VLSI Implementation of Line-Based Two-Dimentional Discrete Wavelet Transform

VLSI Architecture of Line-Based Lifting Wavelet Transform for Motion JPEG2000

Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform

A note on Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet Transform

Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method

Similar Documents

Efficient Architectures for Two-Dimensional Discrete Wavelet Transform Using Lifting Scheme

A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform

Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform

An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform

Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform

On-Chip Memory Optimization Scheme for VLSI Implementation of Line-Based Two-Dimentional Discrete Wavelet Transform

VLSI Architecture of Line-Based Lifting Wavelet Transform for Motion JPEG2000

Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform

A note on Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet Transform

Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method