NDLI: Efficiency of body biasing in 90-nm CMOS for low-power digital circuits

Content Provider	IEEE Xplore Digital Library
Author	von Arnim, K. Borinski, E. Seegebrecht, P. Fiedler, H. Brederlow, R. Berthold, J. Pacha, C.
Copyright Year	1966
Abstract	The efficiency of body biasing for leakage reduction and performance improvement in a 90-nm CMOS low-power technology with triple-well option is evaluated. Static measurements of single devices and dynamic measurements of ring oscillators and 32-b parallel prefix adders are presented. Whereas forward biasing still provides a significant performance improvement of up to 37% for low-leakage devices with 2.2-nm gate oxide thickness, the application of reverse biasing to reduce subthreshold leakage currents is inefficient due to additional leakage currents such as gate leakage and gate-induced drain leakage. Experimental results confirm that, in 90-nm CMOS circuits, the efficiency of body biasing strongly depends on the device type and operating temperature. Moreover, the impact of the zero-temperature coefficient point on static device and dynamic circuit performance is investigated.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1549
Ending Page	1556
Page Count	8
File Size	819803
File Format	PDF
ISSN	00189200
Volume Number	40
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS digital integrated circuits Digital circuits CMOS technology Leakage current Ring oscillators Adders Subthreshold current Gate leakage Temperature dependence Circuit optimization zero-temperature coefficient point Body biasing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficiency of body biasing in 90 nm CMOS for low power digital circuits

Efficiency of body biasing in 90 nm cmos for low power digital circuits.

Low-power CMOS current-conveyor relaxation oscillators

Modeling and estimation of leakage in sub-90 nm devices

Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits

Gate bias circuit for an SCCMOS power switch achieving maximum leakage reduction

Dynamic gate-level body biasing for subthreshold digital design

Leakage-proof domino circuit design for deep sub-100 nm technologies

Analysis of ultra-low voltage digital circuits over process variations

Efficiency of body biasing in 90-nm CMOS for low-power digital circuits

Similar Documents

Efficiency of body biasing in 90 nm CMOS for low power digital circuits

Efficiency of body biasing in 90 nm cmos for low power digital circuits.

Low-power CMOS current-conveyor relaxation oscillators

Modeling and estimation of leakage in sub-90 nm devices

Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits

Gate bias circuit for an SCCMOS power switch achieving maximum leakage reduction

Dynamic gate-level body biasing for subthreshold digital design

Leakage-proof domino circuit design for deep sub-100 nm technologies

Analysis of ultra-low voltage digital circuits over process variations

Efficiency of body biasing in 90-nm CMOS for low-power digital circuits