NDLI: Fast convergent pipelined adaptive DFE architecture using post-cursor processing filter technique

Content Provider	IEEE Xplore Digital Library
Author	Meng-Da Yang An-Yeu Wu Jyh-Ting Lai
Copyright Year	2004
Abstract	Among existing works of high-speed pipelined adaptive decision feedback equalizers (ADFE), the pipelined ADFE using relaxed look-ahead technique results in a substantial hardware saving than the parallel processing or other look-ahead approaches. For example, Shanbhag and Partiz derived three pipeline ADFE structures (PIPEADFE1, 2, 3), where PIPEADFE2 yields very good performance in terms of convergence rate and hardware cost. Nevertheless, the PIPEADFE2 employs Approximation Methods in deriving the Preprocessing Unit (PP). In this paper, a new pipelining ADFE architecture is developed. We derive a new updating ADFE scheme based on the Principle of Orthogonality. By employing the postcursor processing filter (PCF) to cancel the most significant postcursor Intersymbol interference (ISI) terms, the proposed PCFADFE architecture can significantly improve the convergence rate of the ADFE. Compared with PIPEADFE2, it has better convergence rate while at similar hardware cost. Hence, it provides an alternative approach for the design of high-speed pipelining ADFE with arbitrary speedup factor.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	57
Ending Page	60
Page Count	4
File Size	197248
File Format	PDF
ISSN	15497747
Volume Number	51
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adaptive filters Hardware Pipeline processing Convergence Decision feedback equalizers Costs Intersymbol interference Parallel processing Approximation methods Interference cancellation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new pipelined adaptive DFE architecture with improved convergence rate

Pipelined adaptive DFE architectures using relaxed look-ahead

Adaptive filter for concurrent echo cancellation and equalization using fast Kalman estimation

Pipelined FIR filter architecture and increasing performance of decision-feedback equalizer

A fast-converging blind predictive DFE

Parallel adaptive decision feedback equalizers

Blind cancellation of intersymbol interference in decision feedback equalizers

Parallel adaptive decision feedback equalizers

A fast adaptive equalizer structure for voiceband communication link

Fast convergent pipelined adaptive DFE architecture using post-cursor processing filter technique

Similar Documents

A new pipelined adaptive DFE architecture with improved convergence rate

Pipelined adaptive DFE architectures using relaxed look-ahead

Adaptive filter for concurrent echo cancellation and equalization using fast Kalman estimation

Pipelined FIR filter architecture and increasing performance of decision-feedback equalizer

A fast-converging blind predictive DFE

Parallel adaptive decision feedback equalizers

Blind cancellation of intersymbol interference in decision feedback equalizers

Parallel adaptive decision feedback equalizers

A fast adaptive equalizer structure for voiceband communication link

Fast convergent pipelined adaptive DFE architecture using post-cursor processing filter technique