NDLI: ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs

Content Provider	IEEE Xplore Digital Library
Author	Rodriguez-Vazquez, A. Linan-Cembrano, G. Carranza, L. Roca-Moreno, E. Carmona-Galan, R. Jimenez-Garrido, F. Dominguez-Castro, R. Meana, S.E.
Copyright Year	2004
Abstract	Today, with 0.18-/spl mu/m technologies mature and stable enough for mixed-signal design with a large variety of CMOS compatible optical sensors available and with 0.09-/spl mu/m technologies knocking at the door of designers, we can face the design of integrated systems, instead of just integrated circuits. In fact, significant progress has been made in the last few years toward the realization of vision systems on chips (VSoCs). Such VSoCs are eventually targeted to integrate within a semiconductor substrate the functions of optical sensing, image processing in space and time, high-level processing, and the control of actuators. The consecutive generations of ACE chips define a roadmap toward flexible VSoCs. These chips consist of arrays of mixed-signal processing elements (PEs) which operate in accordance with single instruction multiple data (SIMD) computing architectures and exhibit the functional features of CNN Universal Machines. They have been conceived to cover the early stages of the visual processing path in a fully-parallel manner, and hence more efficiently than DSP-based systems. Across the different generations, different improvements and modifications have been made looking to converge with the newest discoveries of neurobiologists regarding the behavior of natural retinas. This paper presents considerations pertaining to the design of a member of the third generation of ACE chips, namely to the so-called ACE16k chip. This chip, designed in a 0.35-/spl mu/m standard CMOS technology, contains about 3.75 million transistors and exhibits peak computing figures of 330 GOPS, 3.6 GOPS/mm/sup 2/ and 82.5 GOPS/W. Each PE in the array contains a reconfigurable computing kernel capable of calculating linear convolutions on 3/spl times/3 neighborhoods in less than 1.5 /spl mu/s, imagewise Boolean combinations in less than 200 ns, imagewise arithmetic operations in about 5 /spl mu/s, and CNN-like temporal evolutions with a time constant of about 0.5 /spl mu/s. Unfortunately, the many ideas underlying the design of this chip cannot be covered in a single paper; hence, this paper is focused on, first, placing the ACE16k in the ACE chip roadmap and, then, discussing the most significant modifications of ACE16K versus its predecessors in the family.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	851
Ending Page	863
Page Count	13
File Size	656305
File Format	PDF
ISSN	15498328
Volume Number	51
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS technology Optical design Integrated circuit technology Optical sensors Face detection CMOS integrated circuits Photonic integrated circuits Machine vision System-on-a-chip Substrates
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs (2004)

A 50Mb/s CMOS optical data link receiver integrated circuit

Challenges in mixed-signal IC design of CNN chips in submicron CMOS

RF CMOS on high-resistivity substrates for system-on-chip applications

A 50-Mbit/s CMOS optical transmitter integrated circuit

CMOS integrated circuit for sensing applications

Laser voltage probe (LVP): a novel optical probing technology for flip-chip packaged microprocessors

Advanced ICs and their applications for next-generation broadband optical networks

On the Design of a Photonic Network-on-Chip

ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs

Similar Documents

ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs (2004)

A 50Mb/s CMOS optical data link receiver integrated circuit

Challenges in mixed-signal IC design of CNN chips in submicron CMOS

RF CMOS on high-resistivity substrates for system-on-chip applications

A 50-Mbit/s CMOS optical transmitter integrated circuit

CMOS integrated circuit for sensing applications

Laser voltage probe (LVP): a novel optical probing technology for flip-chip packaged microprocessors

Advanced ICs and their applications for next-generation broadband optical networks

On the Design of a Photonic Network-on-Chip

ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs