NDLI: A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 56-dB signal-to-noise ratio by applying the current-based circuit approach

Content Provider	IEEE Xplore Digital Library
Author	Sugimoto, Y.
Copyright Year	2004
Abstract	This paper demonstrates the low-voltage and low-power operation of a MOS sample-and-hold circuit while preserving speed and accuracy, aiming at the realization of a pipelined low-voltage and low-power analog-to-digital converter on a system large-scale integrated circuit. It was fabricated by utilizing 0.35-/spl mu/m CMOS technology. The main feature of this circuit is that all the input, signals, and output are in the current form. The circuit consists of simple current mirrors. In order to eliminate the signal-dependent current transfer ratio error, voltages at the drain terminals of mirror transistors are fixed as constant. A source degeneration resistor, which is a transistor in the triode operational region, is connected to a mirror transistor in order to alleviate the influence of the threshold and transconductance parameter variations. Control signals are boosted in voltage and applied to the gate of switch NMOS transistors in the signal path in order to reduce the on-resistance of analog switches. A differential configuration is adopted throughout the entire circuit and effectively cancels switch feedthrough errors. As a result, a 30-MS/s operation with a signal-to-noise ratio (SNR) of 56 dB from a 1-V supply has been achieved, when the input current is /spl plusmn/200 /spl mu/A. The chip even operated down to 0.85 V with a 20-MHz clock. The SNR was measured as 50 dB with an input current of /spl plusmn/100 /spl mu/A.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	110
Ending Page	117
Page Count	8
File Size	352867
File Format	PDF
ISSN	15498328
Volume Number	51
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signal to noise ratio Switches Mirrors CMOS technology Analog-digital conversion Large scale integration Analog integrated circuits Integrated circuit technology Voltage Resistors
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 1.5-V current-mode CMOS sample-and-hold IC with 57-dB S/N at 20 MS/s and 54-dB S/N at 30 MS/s

A 1 V operational, 20 MS/s and 57 dB of S/N, current-mode CMOS sample-and-hold IC

Near-optimum switched capacitor sample-and-hold circuit

A Novel Flash Analog-to-Digital Converter Design Using Cadence Tool

A Modulator/Demodulator CMOS IC for Chaotic Encryption of Audio

CMOS/bipolar linear integrated circuits

A 1.2-V 250-MS/s 8-bit pipelined ADC in 0.13-µm CMOS

A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter

A 0.5-V 1-Msps Track-and-Hold Circuit With 60-dB SNDR

A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 56-dB signal-to-noise ratio by applying the current-based circuit approach

Similar Documents

A 1.5-V current-mode CMOS sample-and-hold IC with 57-dB S/N at 20 MS/s and 54-dB S/N at 30 MS/s

A 1 V operational, 20 MS/s and 57 dB of S/N, current-mode CMOS sample-and-hold IC

Near-optimum switched capacitor sample-and-hold circuit

A Novel Flash Analog-to-Digital Converter Design Using Cadence Tool

A Modulator/Demodulator CMOS IC for Chaotic Encryption of Audio

CMOS/bipolar linear integrated circuits

A 1.2-V 250-MS/s 8-bit pipelined ADC in 0.13-µm CMOS

A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter

A 0.5-V 1-Msps Track-and-Hold Circuit With 60-dB SNDR

A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 56-dB signal-to-noise ratio by applying the current-based circuit approach