NDLI: Design and implementation of a private and public key crypto processor and its application to a security system

Content Provider	IEEE Xplore Digital Library
Author	Ho Won Kim Sunggu Lee
Copyright Year	1975
Abstract	This paper presents the design and implementation of a crypto processor, a special-purpose microprocessor optimized for the execution of cryptography algorithms. This crypto processor can be used for various security applications such as storage devices, embedded systems, network routers, security gateways using IPSec and SSL protocol, etc. The crypto processor consists of a 32-bit RISC processor block and coprocessor blocks dedicated to the AES, KASUMI, SEED, triple-DES private key crypto algorithms and ECC and RSA public key crypto algorithm. The dedicated coprocessor block permits fast execution of encryption, decryption, and key scheduling operations. The 32-bit RISC processor block can be used to execute various crypto algorithms such as Hash and other application programs such as user authentication and IC card interface. The crypto processor has been designed and implemented using an FPGA, and some parts of crypto algorithms has been fabricated as a single VLSI chip using 0.5 /spl mu/m CMOS technology. To test and demonstrate the capabilities of this chip, a custom board providing real-time data security for a data storage device has been developed.
Sponsorship	IEEE Consumer Electronics Society
Starting Page	214
Ending Page	224
Page Count	11
File Size	1119839
File Format	PDF
ISSN	00983063
Volume Number	50
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Public key cryptography Security Algorithm design and analysis Reduced instruction set computing Coprocessors CMOS technology Microprocessors Design optimization Secure storage Embedded system
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exact and approximate algorithms for the extension of embedded processor instruction sets

Design and development of a new POD security module chip-set based on the OpenCable specification

High performance RISC microprocessors

V830R/AV: embedded multimedia superscalar RISC processor

A single-chip programmable platform based on a multithreaded processor and configurable logic clusters

A multiplier-accumulator macro for a 45 MIPS embedded RISC processor

The Mips R4000 processor

Hardware variant NSP with security-aware automated preferential algorithm

Analysis and implementation of secure lightweight crypto algorithm

Design and implementation of a private and public key crypto processor and its application to a security system

Similar Documents

Exact and approximate algorithms for the extension of embedded processor instruction sets

Design and development of a new POD security module chip-set based on the OpenCable specification

High performance RISC microprocessors

V830R/AV: embedded multimedia superscalar RISC processor

A single-chip programmable platform based on a multithreaded processor and configurable logic clusters

A multiplier-accumulator macro for a 45 MIPS embedded RISC processor

The Mips R4000 processor

Hardware variant NSP with security-aware automated preferential algorithm

Analysis and implementation of secure lightweight crypto algorithm

Design and implementation of a private and public key crypto processor and its application to a security system