NDLI: Algorithm and architecture for logarithm, exponential, and powering computation

Content Provider	IEEE Xplore Digital Library
Author	Pineiro, J.-A. Ercegovac, M.D. Bruguera, J.D.
Copyright Year	1968
Abstract	An architecture for the computation of logarithm, exponential, and powering operations is presented in this paper, based on a high-radix composite algorithm for the computation of the powering function (X/sup Y/). The algorithm consists of a sequence of overlapped operations: 1) digit-recurrence logarithm, 2) left-to-right carry-free (LRCF) multiplication, and 3) online exponential. A redundant number system is used and the selection in 1) and 3) is done by rounding except from the first iteration, when selection by table look-up is necessary to guarantee the convergence of the recurrences. A sequential implementation of the algorithm, with a control unit which allows the independent computation of logarithm and exponential, is proposed and the execution times and hardware requirements are estimated for single and double-precision floating-point computations. These estimates are obtained for radices from r=8 to r=1,024, according to an approximate model for the delay and area of the main logic blocks and help determining the radix values which lead to the most efficient implementations: r=32 and r=128.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	1085
Ending Page	1096
Page Count	12
File Size	1399767
File Format	PDF
ISSN	00189340
Volume Number	53
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Floating point arithmetic Approximation methods Table lookup Redundant number systems Iterative methods online arithmetic. Index Terms- Computer arithmetic elementary function approximation digit-recurrence algorithms logarithm exponential powering high-radix LRCF multiplication
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Iterative Algorithm and Architecture for Exponential, Logarithm, Powering, and Root Extraction

Improved Decimal Floating-Point Logarithmic Converter Based on Selection by Rounding

High-speed function approximation using a minimax quadratic interpolator

A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture

A Unified Architecture for the Accurate and High-Throughput Implementation of Six Key Elementary Functions

Parameterized floating-point logarithm and exponential functions for FPGAs

Decimal Floating-Point Multiplication

Redundant logarithmic arithmetic

Multipartite table methods

Algorithm and architecture for logarithm, exponential, and powering computation

Similar Documents

Iterative Algorithm and Architecture for Exponential, Logarithm, Powering, and Root Extraction

Improved Decimal Floating-Point Logarithmic Converter Based on Selection by Rounding

High-speed function approximation using a minimax quadratic interpolator

A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture

A Unified Architecture for the Accurate and High-Throughput Implementation of Six Key Elementary Functions

Parameterized floating-point logarithm and exponential functions for FPGAs

Decimal Floating-Point Multiplication

Redundant logarithmic arithmetic

Multipartite table methods

Algorithm and architecture for logarithm, exponential, and powering computation