NDLI: Neuron-synapse IC chip-set for large-scale chaotic neural networks

Content Provider	IEEE Xplore Digital Library
Author	Horio, Y. Aihara, K. Yamamoto, O.
Copyright Year	1990
Abstract	We propose a neuron-synapse integrated circuit (IC) chip-set for large-scale chaotic neural networks. We use switched-capacitor (SC) circuit techniques to implement a three-internal-state transiently-chaotic neural network model. The SC chaotic neuron chip faithfully reproduces complex chaotic dynamics in real numbers through continuous state variables of the analog circuitry. We can digitally control most of the model parameters by means of programmable capacitive arrays embedded in the SC chaotic neuron chip. Since the output of the neuron is transfered into a digital pulse according to the all-or-nothing property of an axon, we design a synapse chip with digital circuits. We propose a memory-based synapse circuit architecture to achieve a rapid calculation of a vast number of weighted summations. Both of the SC neuron and the digital synapse circuits have been fabricated as IC forms. We have tested these IC chips extensively, and confirmed the functions and performance of the chip-set. The proposed neuron-synapse IC chip-set makes it possible to construct a scalable and reconfigurable large-scale chaotic neural network with 10000 neurons and 10000/sup 2/ synaptic connections.
Sponsorship	IEEE Computational Intelligence Society
Starting Page	1393
Ending Page	1404
Page Count	12
File Size	1171351
File Format	PDF
ISSN	10459227
Volume Number	14
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-09-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Large-scale systems Chaos Neural networks Neurons Large scale integration Switching circuits Digital control Pulse circuits Nerve fibers Digital circuits
Content Type	Text
Resource Type	Article
Subject	Artificial Intelligence Computer Networks and Communications Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A real-time experiment using a 50-neuron CMOS analog silicon chip with on-chip digital learning

VLSI implementation of ART1 memories

A current-mode circuit of a chaotic neuron model

A new architecture for digital stochastic pulse-mode neurons based on the voting circuit

Single neuron chaos

Chaotic neuron models and artificial neural networks

An analog CMOS chip set for neural networks with arbitrary topologies

Pulse-stream VLSI neural networks mixing analog and digital techniques

The digi-neocognitron: a digital neocognitron neural network model for VLSI

Neuron-synapse IC chip-set for large-scale chaotic neural networks

Similar Documents

A real-time experiment using a 50-neuron CMOS analog silicon chip with on-chip digital learning

VLSI implementation of ART1 memories

A current-mode circuit of a chaotic neuron model

A new architecture for digital stochastic pulse-mode neurons based on the voting circuit

Single neuron chaos

Chaotic neuron models and artificial neural networks

An analog CMOS chip set for neural networks with arbitrary topologies

Pulse-stream VLSI neural networks mixing analog and digital techniques

The digi-neocognitron: a digital neocognitron neural network model for VLSI

Neuron-synapse IC chip-set for large-scale chaotic neural networks