NDLI: Design of a Lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication

Content Provider	IEEE Xplore Digital Library
Author	Ting-Kai Hwang Shi-Chung Chang
Copyright Year	1989
Abstract	This paper describes the design of a two-level hierarchical production scheduling engine, which captures the industrial practice of mass production semiconductor fabrication factories (fabs). The two levels of the hierarchy consist of a mid-term scheduler and a short-term scheduler, and are aimed at achieving coordination between the fab-wide objectives and local shop-floor operations. The mid-term scheduler maximizes weighted production flow to reduce the fab-wide cycle time and ensure on-time delivery by properly setting daily production target volumes and reference work-in-process (WIP) levels for individual part types and stages. Mid-term scheduling results are further broken down into more detailed schedules by the short-term scheduler. In addition to the same set of operational constraints in mid-term scheduling, the short-term scheduler includes the consideration of batching effects. It maximizes weighted production flow while tracking the daily production targets and the reference WIP levels specified by mid-term scheduling. The schedulers adopt a solution methodology with three ingredients; the Lagrange relaxation approach, network flow optimization, and Frank-Wolfe method. The scheduling tool is reasonably efficient in computation.
Starting Page	566
Ending Page	578
Page Count	13
File Size	675817
File Format	PDF
ISSN	1042296X
Volume Number	19
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-08-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Lagrangian functions Fabrication Job shop scheduling Processor scheduling Mass production Flow production systems Engines Textile industry Production facilities Target tracking
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An improved Lagrangian relaxation approach for solving job shop scheduling problems

Design of a lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication (2003).

A problem reduction approach for scheduling semiconductor wafer fabrication facilities

Hierarchical Production Planning for Semiconductor Wafer Fabrication Based on Linear Programming and Discrete-Event Simulation

A macro-level scheduling method using Lagrangian relaxation

Scheduling semiconductor wafer production: an expert system implementation

Scheduling flexible flow shops with no setup effects

A macro-level scheduling method using Lagrangian relaxation

A 1600-MIPS parallel processor IC for job-shop scheduling

Design of a Lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication

Similar Documents

An improved Lagrangian relaxation approach for solving job shop scheduling problems

Design of a lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication (2003).

A problem reduction approach for scheduling semiconductor wafer fabrication facilities

Hierarchical Production Planning for Semiconductor Wafer Fabrication Based on Linear Programming and Discrete-Event Simulation

A macro-level scheduling method using Lagrangian relaxation

Scheduling semiconductor wafer production: an expert system implementation

Scheduling flexible flow shops with no setup effects

A macro-level scheduling method using Lagrangian relaxation

A 1600-MIPS parallel processor IC for job-shop scheduling

Design of a Lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication