NDLI: Efficient event-driven simulation by exploiting the output observability of gate clusters

Content Provider	IEEE Xplore Digital Library
Author	Maurer, P.M.
Copyright Year	1982
Abstract	State machine-based simulation is an efficient event-driven simulation technique which has been used to simulate gate-level circuits. Although this approach has been proven to be successful, the techniques that have been used up to now have been limited in several ways. This paper introduces generic state machines that can be used in a wide variety of contexts. These machines are then used to create efficient new simulation techniques that can be applied not just to gates, but to a wide variety of specifications, including Boolean expressions, binary decision diagrams and truth tables. These techniques can combine clusters of gates into a single simulation unit that can be simulated as efficiently as a single gate. The resultant state machines can be simplified by identifying and combining symmetric inputs. Two different types of symmetries can be detected, ordinary symmetry, such as that exhibited by an AND gate, and inverted symmetry, where an input is symmetric with the complement of another input. Both sorts of symmetry can be used for state machine simplification. Experimental results show a substantial reduction in simulation time for complex circuits.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1471
Ending Page	1486
Page Count	16
File Size	1430701
File Format	PDF
ISSN	02780070
Volume Number	22
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete event simulation Observability Circuit simulation Computational modeling Computer simulation Data structures Boolean functions Logic Design automation Automatic testing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Robust Boolean reasoning for equivalence checking and functional property verification

VERILAT: verification using logic augmentation and transformations

Design automation tools for efficient implementation of logic functions by decomposition

Event-driven gate-level simulation with GP-GPUs

Efficient Boolean division and substitution using redundancy addition and removing

The fault dropping problem in concurrent event-driven simulation

ATPG-based logic synthesis: an overview

Collecting Data About Logic Simulation

Event driven simulation without loops or conditionals

Efficient event-driven simulation by exploiting the output observability of gate clusters

Similar Documents

Robust Boolean reasoning for equivalence checking and functional property verification

VERILAT: verification using logic augmentation and transformations

Design automation tools for efficient implementation of logic functions by decomposition

Event-driven gate-level simulation with GP-GPUs

Efficient Boolean division and substitution using redundancy addition and removing

The fault dropping problem in concurrent event-driven simulation

ATPG-based logic synthesis: an overview

Collecting Data About Logic Simulation

Event driven simulation without loops or conditionals

Efficient event-driven simulation by exploiting the output observability of gate clusters