NDLI: Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer

Content Provider	IEEE Xplore Digital Library
Author	Tzi-Dar Chiueh Jin-Bin Yang Jen-Shi Wu
Copyright Year	1992
Abstract	A new frequency synthesizer based on combining the analog phase-locked loop (PLL) and the all digital PLL (ADPLL) is presented. The frequency synthesizer achieves high frequency resolution, broad frequency range, high switching speed, and low supply voltage. The oscillator is controlled by both the digital control word and the control voltage of the analog PLL. It is an array oscillator implemented by symmetric load differential inverting buffers which provide better rejection to supply noise and fabrication variance. Fractional-N divider and delay interpolation technique are employed to enhance the divider resolution without inducing jitter. A binary search algorithm is used to find the proper digital frequency control word, which can be saved for later use and greatly speed up the frequency switching process. Fabricated using a 0.6-/spl mu/m SPTM CMOS process, the synthesizer achieves a frequency range of 54-154 MHz with a frequency error less than 1 ppm and a frequency switching time less than 10 /spl mu/s. The chip consumes very little power and draws 47 mW from a 2-V supply voltage.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	961
Ending Page	971
Page Count	11
File Size	225498
File Format	PDF
ISSN	10577130
Volume Number	48
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-10-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synthesizers Phase locked loops Digital-controlled oscillators Voltage control Low voltage Digital control Voltage-controlled oscillators Fabrication Delay Interpolation
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast-switching low-spurious 6–18 GHz hybrid frequency synthesizer

Accumulator-synthesizer with error-compensation

A fast-frequency-switching PLL synthesizer LSI with a numerical phase comparator

Fast Switching Synthesizer

All-Digital Frequency Synthesizer with Dual Resolutions

A fast locking DLL clock synthesizer

A CMOS self-calibrating frequency synthesizer

A smart frequency presetting technique for fast lock-in LC-PLL frequency synthesizer

Fast Switching Frequency Synthesizer Employing Adaptive Phase Locked Loop

Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer

Similar Documents

A fast-switching low-spurious 6–18 GHz hybrid frequency synthesizer

Accumulator-synthesizer with error-compensation

A fast-frequency-switching PLL synthesizer LSI with a numerical phase comparator

Fast Switching Synthesizer

All-Digital Frequency Synthesizer with Dual Resolutions

A fast locking DLL clock synthesizer

A CMOS self-calibrating frequency synthesizer

A smart frequency presetting technique for fast lock-in LC-PLL frequency synthesizer

Fast Switching Frequency Synthesizer Employing Adaptive Phase Locked Loop

Design and implementation of a low-voltage fast-switching mixed-signal-controlled frequency synthesizer