NDLI: Impact of virtual channels and adaptive routing on application performance

Please wait, while we are loading the content...

Impact of virtual channels and adaptive routing on application performance

Content Provider	IEEE Xplore Digital Library
Author	Vaidya, A.S. Sivasubramaniam, A. Das, C.R.
Copyright Year	1990
Abstract	Research on multiprocessor interconnection networks has primarily focused on wormhole switching, virtual channel flow control, and routing algorithms to enhance their performance. The rationale behind this research is that by alleviating the network latency for high network loads, the overall system performance would improve; many studies have used synthetic workloads to support this claim. However, such workloads may not necessarily capture the behavior of real applications. In this paper, we have used parallel applications for a closer examination of the network behavior. In particular, the performance benefit from enhancing a 2D mesh with virtual channels (VCs) and a fully adaptive routing algorithm is examined with a set of shared-memory and message passing applications. Execution time and average message latency of shared memory applications are measured using execution-driven simulation and by varying many architectural attributes that affect the network workload. The communication traces of message passing applications, collected on an IBM-SP2, are used to run a trace-driven simulation of the mesh architecture to obtain message latency. Simulation results show that VCs and adaptive routing can reduce the network latency to varying degrees depending on the application. However, these modest benefits do not translate to significant improvements in the overall execution time because the load on the network is not high enough to exploit the advantages of the network enhancements. Moreover, this benefit may be negated if the architectural enhancements increase the network cycle time. Rather, emphasis should be placed on improving the raw network bandwidth and faster network interfaces.
Sponsorship	IEEE Computer Society
Starting Page	223
Ending Page	237
Page Count	15
File Size	2073291
File Format	PDF
ISSN	10459219
Volume Number	12
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Multiprocessor interconnection networks Delay Application software Message passing Performance analysis Programming profession Communication switching Communication system control System performance
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computational Theory and Mathematics Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient broadcast and multicast on multistage interconnection networks using multiport encoding

Multidestination message passing in wormhole k-ary n-cube networks with base routing conformed paths

Dynamically configurable message flow control for fault-tolerant routing

Deadlock-Free Message Routing in Multiprocessor Interconnection Networks

A group-theoretic model for symmetric interconnection networks

Self-Consistent MPI Performance Guidelines

Deadlock-free adaptive routing in multicomputer networks using virtual channels

Designing tree-based barrier synchronization on 2D mesh networks

Hierarchical interconnection networks for multicomputer systems

Impact of virtual channels and adaptive routing on application performance

Similar Documents

Efficient broadcast and multicast on multistage interconnection networks using multiport encoding

Multidestination message passing in wormhole k-ary n-cube networks with base routing conformed paths

Dynamically configurable message flow control for fault-tolerant routing

Deadlock-Free Message Routing in Multiprocessor Interconnection Networks

A group-theoretic model for symmetric interconnection networks

Self-Consistent MPI Performance Guidelines

Deadlock-free adaptive routing in multicomputer networks using virtual channels

Designing tree-based barrier synchronization on 2D mesh networks

Hierarchical interconnection networks for multicomputer systems

Impact of virtual channels and adaptive routing on application performance