NDLI: Activity-driven clock design

Please wait, while we are loading the content...

Activity-driven clock design

Content Provider	IEEE Xplore Digital Library
Author	Farrahi, A.H. Chunhong Chen Srivastava, A. Tellez, G. Sarrafzadeh, M.
Copyright Year	1982
Abstract	In this paper, we investigate reducing the power consumption of a synchronous digital system by minimizing the total power consumed by the clock signals. We construct activity-driven clock trees wherein sections of the clock tree are turned off by gating the clock signals. Since gating the clock signal implies that additional control signals and gates are needed, there exists a tradeoff between the amount of clock tree gating and the total power consumption of the clock tree. We exploit similarities in the switching activity of the clocked modules to reduce the number of clock gates. Assuming a given switching activity of the modules, we propose three novel activity-driven problems: a clock tree construction problem, a clock gate insertion problem, and a zero-skew clock gate insertion problem. The objective of these problems is to minimize the system's power consumption by constructing an activity-driven clock tree. We propose an approximation algorithm based on recursive matching to solve the clock tree construction problem. We also propose an exact algorithm employing the dynamic programming paradigm to solve the gate insertion problems. Finally, we present experimental results that verify the effectiveness of our approach. This paper is a step in understanding how high-level decisions (e.g., behavioral design) can affect a low-level design (e.g., clock design).
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	705
Ending Page	714
Page Count	10
File Size	215296
File Format	PDF
ISSN	02780070
Volume Number	20
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Energy consumption Circuits Digital systems Frequency synchronization Modular construction Approximation algorithms Heuristic algorithms Dynamic programming Algorithm design and analysis
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clock skew reduction in ASIC logic design: a methodology for clock tree management

Fanout optimization using bipolar LT-trees

Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization

A Fast and Near-Optimal Clustering Algorithm for Low-Power Clock Tree Synthesis

Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages

Optimal algorithms for planar over-the-cell routing problems

Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization

Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences

Gated clock routing for low-power microprocessor design

Activity-driven clock design

Similar Documents

Clock skew reduction in ASIC logic design: a methodology for clock tree management

Fanout optimization using bipolar LT-trees

Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization

A Fast and Near-Optimal Clustering Algorithm for Low-Power Clock Tree Synthesis

Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages

Optimal algorithms for planar over-the-cell routing problems

Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization

Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences

Gated clock routing for low-power microprocessor design

Activity-driven clock design