NDLI: Design methodology of embedded DRAM with virtual-socket architecture

Content Provider	IEEE Xplore Digital Library
Author	Yamauchi, T. Kinoshita, M. Amano, T. Dosaka, K. Arimoto, K. Ozaki, H. Yamada, M. Yoshihara, T.
Copyright Year	1966
Abstract	This paper proposes the virtual-socket architecture in order to reduce the design turn-around time (TAT) of the embedded DRAM. The required memory density and the function of the embedded DRAM are system dependent. In the conventional design, the DRAM control circuitry with the DRAM memory array is handled as a hardware macro, resulting in the increase in design TAT. On the other hand, our proposed architecture provides the DRAM control circuitry as a software macro to take advantage of the automated tools based on synchronous circuit design. With array-generator technology, this architecture can achieve high quality and quick turn-around time (QTAT) of flexible embedded DRAM that is almost the same as the CMOS ASIC. We applied this virtual-socket architecture to the development of the 61-Mb synchronous DRAM core using 0.18-/spl mu/m design rule and confirmed the high-speed operation, 166 MHz at CAS latency of two, and 180 MHz at that of three. The experimental results show that our proposed architecture can be applied to the development of the high-performance embedded DRAM with design QTAT.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	46
Ending Page	54
Page Count	9
File Size	223230
File Format	PDF
ISSN	00189200
Volume Number	36
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design methodology Random access memory Computer architecture Automatic control Hardware Software tools Circuit synthesis CMOS technology Application specific integrated circuits Content addressable storage
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A RISC processor for embedded applications within an ASIC

A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip

Embedded DRAM: more than just a memory

Z-TCAM: An SRAM-based Architecture for TCAM

Efficient algorithms for multilevel power estimation of VLSI circuits

A 312-MHz 16-Mb random-cycle embedded DRAM macro with a power-down data retention mode for mobile applications

A fast 256K DRAM designed for a wide range of applications

Synthesis of custom interleaved memory systems

3T-2R non-volatile TCAM with voltage limiter and self-controlled bias circuit

Design methodology of embedded DRAM with virtual-socket architecture

Similar Documents

A RISC processor for embedded applications within an ASIC

A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip

Embedded DRAM: more than just a memory

Z-TCAM: An SRAM-based Architecture for TCAM

Efficient algorithms for multilevel power estimation of VLSI circuits

A 312-MHz 16-Mb random-cycle embedded DRAM macro with a power-down data retention mode for mobile applications

A fast 256K DRAM designed for a wide range of applications

Synthesis of custom interleaved memory systems

3T-2R non-volatile TCAM with voltage limiter and self-controlled bias circuit

Design methodology of embedded DRAM with virtual-socket architecture