NDLI: Noise and sensitivity analysis of periodically switched linear circuits in frequency domain

Content Provider	IEEE Xplore Digital Library
Author	Fei Yuan Opal, A.
Copyright Year	1992
Abstract	This paper presents new theories and efficient computational methods for noise and sensitivity analysis of multiphase periodically switched linear (PSL) circuits in frequency domain. Tellegen's theorem for PSL circuits in the phasor domain, frequency reversal theorem, and transfer function theorem, are introduced. The adjoint network of PSL circuits is developed using a frequency-domain approach. An adjoint network-based noise analysis algorithm for PSL circuits is proposed. It is shown that the computational overhead associated with multiple noise sources is eliminated by using the transfer function theorem. It is also shown that the excessive cost of computation due to aliasing effects is significantly reduced when the frequency reversal theorem is employed. In sensitivity analysis, the incremental form of Tellegen's theorem for PSL circuits in the phasor domain is introduced and frequency-domain sensitivity of PSL circuits Is obtained. It is shown that frequency-domain sensitivity of PSL circuits is a series summation of the network variables. Both the baseband and sideband frequency components of the network variables contribute to baseband sensitivity. The method yields sensitivities of one output with respect to all circuit elements in one frequency analysis. Sensitivity networks of PSL circuits are introduced. It is demonstrated that both the adjoint and sensitivity network approaches give the same sensitivity. Numerical results computed using the proposed methods are compared with measurement data and those from other CAD tools.
Starting Page	986
Ending Page	998
Page Count	13
File Size	282753
File Format	PDF
ISSN	10577122
Volume Number	47
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-07-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit noise Sensitivity analysis Switching circuits Linear circuits Frequency domain analysis Telecommunication switching Switched capacitor networks Transfer functions Baseband Switches
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in