NDLI: Overview of popular benchmark sets

Content Provider	IEEE Xplore Digital Library
Author	Harlow III, J.E.
Copyright Year	1984
Abstract	One of the most difficult tasks CAD users face is the evaluation and comparison of different tools and algorithms. For commercial software purchasers, it is vital to understand how well a given tool does the required job and which of many possible choices is best for the kinds of problems a user will face. For the tool developer, whether in academia or industry, the efficiency of critical algorithms must be measured and compared to understand both tool behavior and progress over time. Over the years, there have been many attempts to create and use neutral benchmarks for tool evaluation and comparison. Typically, a benchmark set consists of a collection of circuits in a common format, which attempt to represent a range of problems for evaluating algorithms and tools within an important problem domain. In principle, if everyone uses the same test cases to evaluate similar tools, it should be straightforward to compare results-although this is rarely true in reality. Several benchmark sets are widely used. The paper summarises briefly some of the more important ones. In addition, advanced research is under way to develop synthetic benchmarks with carefully controlled properties, with the objective of studying scaling and perturbation effect.
Sponsorship	IEEE Computer Society
Starting Page	15
Ending Page	17
Page Count	3
File Size	50201
File Format	PDF
ISSN	07407475
Volume Number	17
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE) Computer Society
Publisher Date	2000-07-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Benchmark testing Circuit testing Logic testing Design automation Signal processing algorithms Logic design Design for testability Microelectronics Sequential analysis Circuit synthesis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis of Self-Testable Sequential Logic Using Programmable Cellular Automata

Testable design of sequential circuits with improved fault efficiency

A rule-based design-for-testability rule checker

Single clock partial scan

Sequential circuit testing: from DFT to SFT

Testability implications of performance driven logic synthesis

Simplifying sequential circuit test generation

An overview of test synthesis tools

On incorporation of BIST for the synthesis of easily and fully testable controllers

Overview of popular benchmark sets

Similar Documents

Synthesis of Self-Testable Sequential Logic Using Programmable Cellular Automata

Testable design of sequential circuits with improved fault efficiency

A rule-based design-for-testability rule checker

Single clock partial scan

Sequential circuit testing: from DFT to SFT

Testability implications of performance driven logic synthesis

Simplifying sequential circuit test generation

An overview of test synthesis tools

On incorporation of BIST for the synthesis of easily and fully testable controllers

Overview of popular benchmark sets