NDLI: Three-stage large capacitive load amplifier with damping-factor-control frequency compensation

Content Provider	IEEE Xplore Digital Library
Author	Ka Nang Leung Mok, P.K.T. Wing-Hung Ki Sin, J.K.O.
Copyright Year	1966
Abstract	A novel damping-factor-control frequency compensation (DFCFC) technique is presented in this paper with detailed theoretical analysis, This compensation technique improves frequency response, transient response, and power supply rejection for amplifiers, especially when driving large capacitive loads, Moreover, the required compensation capacitors are small and can be easily integrated in commercial CMOS process. Amplifiers using DFCPC and nested Miller compensation (NMC) driving two capacitive loads, 100 and 1000 pF, were fabricated using a 0.8-/spl mu/m CMOS process with V/sub tn/=0.72 V and V/sub tp/=-0.75 V. For the DFCFC amplifier driving a 1000-pF load, a 1-MHz gain-bandwidth product, 51/spl deg/ phase margin, 0.33-V//spl mu/s slew rate, 3.54-/spl mu/s settling time, and 426-/spl mu/W power consumption are obtained with integrated compensation capacitors. Compared to the NMC amplifier, the frequency and transient responses of the DFCFC amplifier are improved by one order of magnitude with insignificant increase of the power consumption.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	221
Ending Page	230
Page Count	10
File Size	273088
File Format	PDF
ISSN	00189200
Volume Number	35
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency Bandwidth Power amplifiers Energy consumption Capacitors Circuit topology Transient response Power supplies CMOS process Voltage
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dual Active-Capacitive-Feedback Compensation for Low-Power Large-Capacitive-Load Three-Stage Amplifiers

Cross Feedforward Cascode Compensation for Low-Power Three-Stage Amplifier With Large Capacitive Load

Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme

Single-Capacitor Active-Feedback Compensation for Small-Capacitive-Load Three-Stage Amplifiers

23 × 12 μm three-stage amplifier using sub-threshold active cascode compensation capable of driving very-large-load with no-upper-limit

A high-performance CMOS power amplifier

High gain two-stage amplifier with positive capacitive feedback compensation

Single Miller capacitor frequency compensation technique for low-power multistage amplifiers

Advances in active-feedback frequency compensation with power optimization and transient improvement

Three-stage large capacitive load amplifier with damping-factor-control frequency compensation

Similar Documents

Dual Active-Capacitive-Feedback Compensation for Low-Power Large-Capacitive-Load Three-Stage Amplifiers

Cross Feedforward Cascode Compensation for Low-Power Three-Stage Amplifier With Large Capacitive Load

Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme

Single-Capacitor Active-Feedback Compensation for Small-Capacitive-Load Three-Stage Amplifiers

23 × 12 μm three-stage amplifier using sub-threshold active cascode compensation capable of driving very-large-load with no-upper-limit

A high-performance CMOS power amplifier

High gain two-stage amplifier with positive capacitive feedback compensation

Single Miller capacitor frequency compensation technique for low-power multistage amplifiers

Advances in active-feedback frequency compensation with power optimization and transient improvement

Three-stage large capacitive load amplifier with damping-factor-control frequency compensation